

Arm[®] CoreSight[™] System-on-Chip
SoC-600
Revision: r3p2

Technical Reference Manual



Arm® CoreSight™ System-on-Chip SoC-600**Technical Reference Manual**

Copyright © 2017–2019 Arm Limited or its affiliates. All rights reserved.

Release Information**Document History**

Issue	Date	Confidentiality	Change
0000-00	01 March 2017	Non-Confidential	First release for r0p0
0000-01	11 May 2017	Non-Confidential	Second release for r0p0
0100-00	01 August 2017	Non-Confidential	First release for r1p0
0200-00	08 December 2017	Non-Confidential	First release for r2p0
0300-00	18 May 2018	Non-Confidential	First release for r3p0
0301-00	30 April 2019	Non-Confidential	First early access release for r3p1
0301-01	13 May 2019	Non-Confidential	Second early access release for r3p1
0302-00	06 December 2019	Non-Confidential	First early access release for r3p2

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the

trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <http://www.arm.com/company/policies/trademarks>.

Copyright © 2017–2019 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Web Address

www.arm.com

Contents

Arm® CoreSight™ System-on-Chip SoC-600

Technical Reference Manual

Preface

<i>About this book</i>	8
<i>Feedback</i>	11

Chapter 1

Introduction

1.1	<i>About this product</i>	1-13
1.2	<i>Features</i>	1-14
1.3	<i>Supported standards</i>	1-15
1.4	<i>Documentation</i>	1-16
1.5	<i>Design process</i>	1-17
1.6	<i>Component list</i>	1-18
1.7	<i>Product revisions</i>	1-21

Chapter 2

DAP components functional description

2.1	<i>Debug port</i>	2-23
2.2	<i>Memory Access Ports</i>	2-24
2.3	<i>JTAG Access Port</i>	2-32
2.4	<i>Access Port v1 adapter</i>	2-33
2.5	<i>DP Abort replicator</i>	2-34
2.6	<i>DP Abort asynchronous bridge</i>	2-35
2.7	<i>DP Abort synchronous bridge</i>	2-36
2.8	<i>JTAG to SWJ adapter</i>	2-37

2.9	SWJ to JTAG adapter	2-38
2.10	SWJ interconnect	2-39

Chapter 3

APB infrastructure components functional description

3.1	APB interconnect	3-41
3.2	APB ROM table	3-43
3.3	APB asynchronous bridge	3-44
3.4	APB synchronous bridge	3-45
3.5	APB PADDRDBG31 adapter	3-46
3.6	APB3 to APB4 adapter	3-47
3.7	APB4 to APB3 adapter	3-48

Chapter 4

AMBA Trace Bus infrastructure components functional description

4.1	ATB upsizer	4-50
4.2	ATB downsizer	4-51
4.3	ATB funnel	4-52
4.4	ATB replicator	4-53
4.5	ATB trace buffer	4-54
4.6	ATB asynchronous bridge	4-55
4.7	ATB synchronous bridge	4-56
4.8	Trace Memory Controller	4-57
4.9	About the Trace Port Interface Unit	4-77
4.10	CoreSight Address Translation Unit	4-84

Chapter 5

Timestamp components functional description

5.1	Timestamp generator	5-92
5.2	Timestamp replicator	5-93
5.3	Timestamp interpolator	5-94
5.4	Narrow timestamp asynchronous bridge	5-95
5.5	Narrow timestamp synchronous bridge	5-97
5.6	Narrow timestamp decoder	5-99
5.7	Narrow timestamp encoder	5-100
5.8	Narrow timestamp replicator	5-101

Chapter 6

Embedded Cross Trigger components functional description

6.1	About cross triggering	6-103
6.2	Event signaling protocol	6-104
6.3	Cross Trigger Interface	6-105
6.4	Cross Trigger Matrix	6-106
6.5	Event Pulse to Event adapter	6-107
6.6	Event to Event Pulse adapter	6-108
6.7	Event Level asynchronous bridge	6-109
6.8	Event Level synchronous bridge	6-110
6.9	Event Pulse asynchronous bridge	6-111
6.10	Event Pulse synchronous bridge	6-112
6.11	Channel Pulse to Channel adapter	6-113
6.12	Channel to Channel Pulse adapter	6-114
6.13	Channel Pulse asynchronous bridge	6-115
6.14	Channel Pulse synchronous bridge	6-116
6.15	CTI to STM adapter	6-117

Chapter 7	Authentication components functional description	
7.1	Authentication replicator	7-119
7.2	Authentication asynchronous bridge	7-120
7.3	Authentication synchronous bridge	7-121
Chapter 8	Processor Integration Layer components	
8.1	Cortex-A5 PIL overview	8-123
8.2	Cortex-A8 PIL overview	8-126
8.3	Cortex-A9 PIL overview	8-128
8.4	Cortex-R4 PIL overview	8-132
8.5	Cortex-R5 PIL overview	8-134
8.6	Cortex-M0 PIL overview	8-136
8.7	Cortex-M3 PIL overview	8-138
8.8	Cortex-M4 PIL overview	8-140
Chapter 9	Programmers model	
9.1	Components programmers model	9-143
9.2	css600_dp introduction	9-144
9.3	css600_apbap introduction	9-163
9.4	css600_ahbap introduction	9-203
9.5	css600_axiap introduction	9-243
9.6	css600_apv1adapter introduction	9-289
9.7	css600_jtagap introduction	9-311
9.8	css600_apbrom introduction	9-340
9.9	css600_apbrom_gpr introduction	9-362
9.10	css600_atbfunnel_prog introduction	9-406
9.11	css600_atbreplicator_prog introduction	9-444
9.12	css600_tmc_etb introduction	9-476
9.13	css600_tmc_etf introduction	9-523
9.14	css600_tmc_etr introduction	9-576
9.15	css600_tmc_ets introduction	9-632
9.16	css600_tpiu introduction	9-674
9.17	css600_catu introduction	9-721
9.18	css600_tsgen introduction	9-753
9.19	css600_cti introduction	9-789

Part

Appendix A	Revisions	
A.1	Revisions	Appx-A-839

Preface

This preface introduces the *Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference Manual*.

It contains the following:

- *About this book* on page 8.
- *Feedback* on page 11.

About this book

This book describes the CoreSight SoC-600 System Components.

Product revision status

The *mpn* identifier indicates the revision status of the product described in this book, for example, r1p2, where:

m Identifies the major revision of the product, for example, r1.

n Identifies the minor revision or modification status of the product, for example, p2.

Intended audience

This book is written for the following audiences:

- Hardware and software engineers who want to incorporate CoreSight™ SoC-600 into their design and produce real-time instruction and data trace information from a SoC.
- Software engineers writing tools to use CoreSight SoC-600.

This book assumes that readers are familiar with AMBA® bus design and JTAG methodology.

Using this book

This book is organized into the following chapters:

Chapter 1 Introduction

This chapter introduces the CoreSight SoC-600.

Chapter 2 DAP components functional description

This chapter describes the functionality of the SoC-600.

Chapter 3 APB infrastructure components functional description

This chapter describes the functionality of the APB infrastructure components.

Chapter 4 AMBA Trace Bus infrastructure components functional description

This chapter describes the functionality of the *AMBA Trace Bus* (ATB) infrastructure components.

Chapter 5 Timestamp components functional description

This chapter describes the functionality of the timestamp components.

Chapter 6 Embedded Cross Trigger components functional description

This chapter describes the functionality of the *Embedded Cross Trigger* (ECT) components.

Chapter 7 Authentication components functional description

This chapter describes the functionality of the authentication components.

Chapter 8 Processor Integration Layer components

This chapter gives an overview of the *Cortex Processor Integration Layers* (PILs).

Chapter 9 Programmers model

This chapter describes the programmers models for all CoreSight SoC-600 components that have programmable registers.

Part

Appendix A Revisions

This appendix describes the technical changes between released issues of this book.

Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the *Arm® Glossary* for more information.

Typographic conventions

italic

Introduces special terminology, denotes cross-references, and citations.

bold

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

monospace

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

monospace italic

Denotes arguments to monospace text where the argument is to be replaced by a specific value.

monospace bold

Denotes language keywords when used outside example code.

<and>

Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:

```
MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2>
```

SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the *Arm® Glossary*. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.




Figure 1 Key to timing diagram conventions

Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

Lowercase n

At the start or end of a signal name, n denotes an active-LOW signal.

Additional reading

This book contains information that is specific to this product. See the following documents for other relevant information.

Arm publications

This book contains information that is specific to this product. See the following documents for other relevant information:

- *Arm® CoreSight™ Architecture Specification v3.0* (ARM IHI 0029).
- *Arm® AMBA® APB Protocol Specification Version 2.0* (ARM IHI 0024).
- *Arm® AMBA® AXI and ACE Protocol Specification* (ARM IHI 0022).
- *Arm® AMBA® 4 ATB Protocol Specification* (ARM IHI 0032).
- *Arm® AMBA® 5 AHB Protocol Specification AHB5, AHB-Lite* (ARM IHI 0033).
- *Arm® Debug Interface Architecture Specification ADIv6.0* (ARM IHI 0074).
- *Arm® AMBA® 4 AXI4-Stream Protocol Specification* (ARM IHI 0051).
- *Arm® CoreLink™ LPD-500 Low Power Distributor Technical Reference Manual* (ARM 100361).
- *Arm® AMBA® Low Power Interface Specification* (ARM IHI 0068).
- *Arm® Architecture Reference Manual ARMv7-A and ARMv7-R edition* (ARM DDI 0406).
- *Arm® Architecture Reference Manual ARMv8, for ARMv8-A architecture profile* (ARM DDI 0487).
- *Arm® Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETMv4.3* (ARM IHI 0064).
- *Arm® CoreSight™ Program Flow Trace Architecture Specification PFTv1.0 and PFTv1.1* (ARM IHI 0035).

The following confidential books are only available to licensees:

- *Arm® CoreSight™ SoC-600 Configuration and Integration Manual* (100807).
- *Arm® Cortex®-M3 Integration and Implementation Manual* (ARM DII 0240).
- *Arm® Cortex®-M4 Integration and Implementation Manual* (ARM DII 0239).
- *Arm® Power Control System Architecture Specification Version 1.0* (ARM DEN 0050).

Other publications

- *Verilog-2001 Standard* (IEEE Std 1364-2001).
- *Accellera, IP-XACT version 1685-2009*.
- *IEEE 1149.1-2001 IEEE Standard Test Access Port and Boundary Scan Architecture (JTAG)*.

Feedback

Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

Feedback on content

If you have comments on content then send an e-mail to errata@arm.com. Give:

- The title *Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual*.
- The number 100806_0302_00_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.

————— **Note** —————

Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

Chapter 1

Introduction

This chapter introduces the CoreSight SoC-600.

It contains the following sections:

- *1.1 About this product* on page 1-13.
- *1.2 Features* on page 1-14.
- *1.3 Supported standards* on page 1-15.
- *1.4 Documentation* on page 1-16.
- *1.5 Design process* on page 1-17.
- *1.6 Component list* on page 1-18.
- *1.7 Product revisions* on page 1-21.

1.1 About this product

CoreSight SoC-600 is a member of the Arm embedded debug and trace component family.

Some of the features that CoreSight SoC-600 provides are:

- Components that can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.
- Support for the *Arm® Debug Interface (ADI) v6* and *CoreSight v3 Architectures* that enable you to build debug and trace functionality into your systems. It supports debug and trace over existing functional interfaces.
- Components that support the development of low-power system implementations through architected fine-grained power control.
- Q-Channel interfaces for clock and power quiescence.
- Can be integrated with the Arm CoreLink LPD-500 as part of a full-chip power and clock control methodology.
- The Arm CoreSight SDC-600 can be integrated with CoreSight SoC-600, with an applicable licence, as part of a certificate-based authenticated debug solution.

The CoreSight SoC-600 bundle includes:

- A library of configurable CoreSight components that are written in Verilog, and that are compliant with the *Verilog-2001 Standard* (IEEE Std 1364-2001).
- Example timing constraint files for each component in SDC format.

Note

- CoreSight SoC-600 was previously configurable in Socrates™ System Builder.
 - Socrates System Builder is now in maintenance. There will be no functionality updates to Socrates System Builder, although there might be maintenance updates.
 - The new IP Tooling platform, Socrates, enables configuration and build of individual CoreSight components. However, there is no CoreSight creation flow, and no system-stitching capability.
 - Socrates functionality can be enabled using a legacy Socrates System Builder license.
-

1.2 Features

Features and capabilities that the SoC-600 provides include:

Debug

- *Arm® Debug Interface Architecture Specification ADIv6.0*-compliant debug port. This debug port supports JTAG and Serial Wire protocols for connection to an off-chip debugger. This connection is achieved using a low-pin-count connection that is suitable for bare-metal debug and silicon bring-up.
- *Arm® CoreSight™ Architecture Specification v3.0* compliance enables debug over functional interfaces, suitable for application development and in-field debug without a dedicated debug interface.
- Infrastructure components supporting system identification and integration with other CoreSight IP.

Trace

- Versatile *Trace Memory Controller (TMC)* supporting local on-chip storage, and buffering of trace data.
- TMC router configuration supports efficient hand-off of trace data to other system masters. This feature enables trace over functional interfaces, suitable for application development and in-field debug without a dedicated debug and trace interface.
- TMC streaming configuration supports integration to third-party *High Speed Serial Trace Ports (HSSTP)* for high bandwidth, low pin count trace solutions.
- Infrastructure components supporting filtering and routing of trace data on chip.

Embedded Cross Triggering

- *Cross Trigger Interface (CTI)* supports up to 32 trigger inputs and outputs with a single component instance.
- *Cross Trigger Matrix (CTM)* supports up to 33 CTI or CTM connections without cascading.

Power

- *Arm® CoreSight™ Architecture Specification v3.0*-compliant *Granular Power Requester (GPR)* enables fine-grained debug and system power control at all levels of debug hierarchy.
- Components are designed for low-power implementation, supporting clock and power quiescence and wakeup signaling where necessary.
- Components support Q-Channel *Low-Power Interfaces (LPI)* for integration with power controllers to support system-level clock and power gating where necessary.
- Infrastructure components support implementation across multiple clock and power domains.

Miscellaneous

- Some components, such as the bridges and *Serial Wire Debug Port (SW-DP)*, use two Verilog modules to span clock and power domains. This design can ease implementation in complex SoC designs that have multiple clock and power domains.
- Infrastructure components support integration with legacy IP including *Arm® CoreSight™ Architecture Specification v2.0*-compliant, and JTAG components.

1.3 Supported standards

CoreSight SoC-600 is compliant with the following standards.

- *Arm® CoreSight™ Architecture Specification v3.0.*
- *Arm® AMBA® APB Protocol Specification Version 2.0.*
- *Arm® AMBA® 4 ATB Protocol Specification ATBv1.0 and ATBv1.1.*
- *Arm® Debug Interface Architecture Specification ADIv6.0.*
- *Arm® AMBA® 5 AHB Protocol Specification AHB5, AHB-Lite.*
- *Arm® AMBA® 4 AXI4-Stream Protocol Specification.*
- *Arm® AMBA® AXI and ACE Protocol Specification.*
- *Arm® Low Power Interface Specification, Arm® Q-Channel and P-Channel Interfaces.*
- *Arm® Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETMv4.3.*
- *Arm® CoreSight™ Program Flow Trace Architecture Specification PFTv1.0 and PFTv1.1.*
- *Verilog-2001 Standard.*
- *Accellera, IP-XACT version 1685-2009.*
- *IEEE 1149.1-2001 IEEE Standard Test Access Port and Boundary Scan Architecture (JTAG).*

1.4 Documentation

The SoC-600 documentation includes a *Technical Reference Manual* (TRM) and a *Configuration and Integration Manual* (CIM). These books relate to the SoC-600 design flow.

Technical Reference Manual

The TRM describes the functionality and the effects of functional options on the behavior of the SoC-600 components. It is required at all stages of the design flow. The choices that you make in the design flow can mean that some behavior that is described in the TRM is not relevant. If you are programming a device that is based on SoC-600 components, then contact the integrator to determine the configuration of your device.

Configuration and Integration Manual

The CIM describes:

- How to configure the SoC-600 components
- How to integrate the SoC-600 components into your SoC design and how to configure system-specific Identification Registers
- How to implement the SoC-600 components to produce a hard macrocell of the design. This description includes custom cell replacement, a description of the power domains, and a description of the design synthesis.

The CIM is a confidential book that is only available to licensees.

1.5 Design process

The SoC-600 components are delivered as synthesizable Verilog RTL.

Before the SoC-600 components can be used in a product, they must go through the following processes:

System design

Determining the necessary structure and interconnections of the SoC-600 components that form the CoreSight debug and trace subsystem.

Configuration

Defining the memory map of the system and the functional configuration of the SoC-600 components.

Integration

Connecting the SoC-600 components together, and to the SoC memory system and peripherals.

Verification

Verifying that the CoreSight debug and trace subsystem has been correctly integrated to the processor or processors in your SoC.

Implementation

Using the Verilog RTL in an implementation flow to produce a hard macrocell.

The operation of the final device depends on:

Configuration

The implementer chooses the options that affect how the RTL source files are pre-processed. These options usually include, or exclude, logic that affects one or more of the area, maximum frequency, and features of the resulting macrocell.

Software configuration

The programmer configures the CoreSight debug and trace subsystem by programming specific values into registers that affect the behavior of the SoC-600 components.

Note

SoC-600 is highly configurable to support many system topologies. Arm recommends that you follow the guidance in the *Arm® CoreSight Base System Architecture - Arm Platform Design Document*. This will ensure wide support for your product across the Arm debug ecosystem.

1.6 Component list

CoreSight SoC-600 components are provided as RTL blocks, the name of each one prefixed with `css600_`.

The following table shows the components and their versions.

Table 1-1 SoC-600 component list

Name	Description	Version	Revision	IP-XACT Version
<code>css600_ahbap</code>	AHB Access Port	r1p0	2	r1p0_0
<code>css600_apb3toapb4adapter</code>	APB3 to APB4 adapter	r0p0	-	r0p0_1
<code>css600_apb4toapb3adapter</code>	APB4 to APB3 adapter	r0p0	-	r0p0_1
<code>css600_apbap</code>	APB Access Port	r1p0	2	r1p0_0
<code>css600_apbasyncbridge</code>	APB Asynchronous Bridge	r0p3	-	r0p3_0
<code>css600_apbic</code>	APB Interconnect	r0p2	-	r0p2_1
<code>css600_apbpaddrdbg31adapter</code>	APB PADDRDBG[31] Adapter	r1p0	-	r1p0_0
<code>css600_apbrom</code>	APB ROM Table	r0p1	-	r0p1_0
<code>css600_apbsyncbridge</code>	APB Synchronous Bridge	r0p3	-	r0p3_0
<code>css600_apv1adapter</code>	Access Port v1 Adapter	r0p0	0	r0p0_0
<code>css600_atbasyncbridge</code>	ATB Asynchronous Bridge	r1p1	-	r1p1_0
<code>css600_atbbuffer</code>	ATB Trace Buffer	r0p1	-	r0p1_0
<code>css600_atbdownsizer</code>	ATB Downsizer	r0p1	-	r0p1_0
<code>css600_atbfunnel</code>	ATB Trace Funnel	r0p1	1	r0p1_0
<code>css600_atbreplicator</code>	ATB Trace Replicator	r0p1	1	r0p1_1
<code>css600_atbsyncbridge</code>	ATB Synchronous Bridge	r1p1	-	r1p1_0
<code>css600_atbupsizer</code>	ATB Trace Upsizer	r0p1	-	r0p1_0
<code>css600_authasyncbridge</code>	Authentication Asynchronous Bridge	r0p0	-	r0p0_0
<code>css600_authreplicator</code>	Authentication Replicator	r0p0	-	r0p0_0
<code>css600_authsyncbridge</code>	Authentication Synchronous Bridge	r0p0	-	r0p0_0
<code>css600_axiap</code>	AXI Access Port	r1p0	2	r1p0_0
<code>css600_catu</code>	CoreSight Address Translation Unit	r0p1	1	r0p1_0
<code>css600_channelpulseasyncbridge</code>	Channel Pulse Asynchronous Bridge	r0p2	-	r0p2_0
<code>css600_channelpulsesyncbridge</code>	Channel Pulse Synchronous Bridge	r0p2	-	r0p2_0
<code>css600_channelpulsetochanneladapter</code>	Channel Pulse to Channel Adapter	r0p1	-	r0p1_0
<code>css600_channeltochannelpulseadapter</code>	Channel to Channel Pulse Adapter	r0p2	-	r0p2_0
<code>css600_cortexa5integrationcs</code>	Cortex-A5 PIL	r0p1	2	r0p1_0
<code>css600_cortexa8integrationcs</code>	Cortex-A8 PIL	r0p0	1	r0p0_0
<code>css600_cortexa9integrationcs</code>	Cortex-A9 PIL	r0p0	1	r0p0_0

Table 1-1 SoC-600 component list (continued)

Name	Description	Version	Revision	IP-XACT Version
css600_cortexm0integrationcs	Cortex-M0 PIL	r0p0	1	r0p0_0
css600_cortexm3integrationcs	Cortex-M3 PIL	r0p0	1	r0p0_0
css600_cortexm4integrationcs	Cortex-M4 PIL	r0p0	1	r0p0_0
css600_cortexr4integrationcs	Cortex-R4 PIL	r0p0	1	r0p0_0
css600_cortexr5integrationcs	Cortex-R5 PIL	r0p0	1	r0p0_0
css600_cti	Cross Trigger Interface	r0p2	2	r0p2_0
css600_ctitostmadapter	CTI to STM Adapter	r0p0	-	r0p0_0
css600_ctm	Cross Trigger Matrix	r0p0	-	r0p0_0
css600_dp	Debug Port	r0p4	4	r0p4_0
css600_dpabortasynbridge	DP Abort Asynchronous Bridge	r0p2	-	r0p2_0
css600_dpabortreplicator	DP Abort Replicator	r0p0	-	r0p0_0
css600_dpabortsynbridge	DP Abort Synchronous Bridge	r0p2	-	r0p2_0
css600_eventlevelasynbridge	Event Level Asynchronous Bridge	r0p0	-	r0p0_0
css600_eventlevelsynbridge	Event Level Synchronous Bridge	r0p0	-	r0p0_0
css600_eventpulseasynbridge	Event Pulse Asynchronous Bridge	r0p2	-	r0p2_0
css600_eventpulsesynbridge	Event Pulse Synchronous Bridge	r0p2	-	r0p2_0
css600_eventpulsetoeventadapter	Event Pulse to Event Adapter	r0p1	-	r0p1_0
css600_eventtoeventpulseadapter	Event to Event Pulse Adapter	r0p2	-	r0p2_0
css600_jtagap	JTAG Access Port	r0p2	2	r0p2_0
css600_jtagtoswjadapter	JTAG to SWJ Adapter	r0p0	-	r0p0_0
css600_ntsasynbridge	Narrow Timestamp Asynchronous Bridge	r1p1	-	r1p1_0
css600_ntsdecoder	Narrow Timestamp Decoder	r0p2	-	r0p2_0
css600_ntsencoder	Narrow Timestamp Encoder	r0p1	-	r0p1_0
css600_ntsreplicator	Narrow Timestamp Replicator	r0p1	-	r0p1_0
css600_ntssynbridge	Narrow Timestamp Synchronous Bridge	r0p2	-	r0p2_0
css600_swjic	SWJ Interconnect	r1p0	-	r1p0_0
css600_swjtojtagadapter	SWJ to JTAG Adapter	r0p0	-	r0p0_0
css600_tmc	Trace Memory Controller	r0p4	4	r0p4_1
css600_tpiu	Traceport Interface Unit	r1p0	1	r1p0_0
css600_tsngen	Timestamp Generator	r0p0	0	r0p0_1
css600_tsintp	Timestamp Interpolator	r0p2	-	r0p2_0
css600_tsreplicator	Timestamp Replicator	r0p0	-	r0p0_0

Note

The Revision column only applies to those components that have a programmers model. In these cases, the value that is shown is that of the PIDR2.REVISION field.

1.7 Product revisions

This section describes the differences in functionality between product revisions of the CoreSight SoC-600.

r0p0

First release of CoreSight SoC-600.

Chapter 2

DAP components functional description

This chapter describes the functionality of the SoC-600.

It contains the following sections:

- *2.1 Debug port* on page 2-23.
- *2.2 Memory Access Ports* on page 2-24.
- *2.3 JTAG Access Port* on page 2-32.
- *2.4 Access Port v1 adapter* on page 2-33.
- *2.5 DP Abort replicator* on page 2-34.
- *2.6 DP Abort asynchronous bridge* on page 2-35.
- *2.7 DP Abort synchronous bridge* on page 2-36.
- *2.8 JTAG to SWJ adapter* on page 2-37.
- *2.9 SWJ to JTAG adapter* on page 2-38.
- *2.10 SWJ interconnect* on page 2-39.

2.1 Debug port

The `css600_dp` module implements the JTAG and Serial Wire Debug Port protocols. Either of these protocols can be omitted to save area in systems that do not require both protocols.

The debug port communicates with the debug components through the APB infrastructure that is connected to the debug port APB master interface.

The debug port implements the following features:

- ADIV6 architecture
- Single clock domain in each part
- Asynchronous bridge between the slave and master parts
- 4-bit or 8-bit Instruction register for JTAG implementation
- Separate slave and master components, implementing JTAG, Serial Wire, or both in the slave, and APB in the master

The following figure shows the external connections on the *Debug Port (DP)*.




Figure 2-1 `css600_dp` logical connections

2.2 Memory Access Ports

Memory Access Ports connect one memory system to another using one of the AMBA bus protocols: AHB, APB, or AXI.

The *Arm® Debug Interface Architecture Specification ADIV6.0* defines a *Memory Access Port* (MEM-AP) so that it provides two logical views of the access port to the debugger. These two views are referred to as twin APs or logical APs. In SoC-600, these two logical APs are contiguous in the memory map and each one of them occupies 4kB address space. An external debugger can only discover one of the twin APs through the ROM table. The other AP is dedicated for self-hosted debug. The MEM-AP itself is not capable of differentiating which of the twin APs is visible in the ROM table. The MEM-AP decodes the access requests on the APB slave interface and maps them to AP-L0 or AP-L1, based on the value of `paddr_s[12]`.

This section contains the following subsections:

- [2.2.1 APB Access Port on page 2-24.](#)
- [2.2.2 AHB Access Port on page 2-25.](#)
- [2.2.3 AXI Access Port on page 2-26.](#)
- [2.2.4 Error response handling on page 2-29.](#)

2.2.1 APB Access Port

The `css600_apbap` module is a *Memory Access Port* (MEM-AP). The `css600_apbap` is an APB4 slave component that provides access to another APB4 memory system.

Use the `css600_apbap` to provide access to an APB4 memory space, for example:

- A subsystem of CoreSight components that includes Arm Cortex-A or Cortex-R processors.
- A subsystem of CoreSight components.
- Any other APB4 memory system.

The APB Access Port allows visibility into another memory system from the debug APB infrastructure. Access Ports and related infrastructure can be cascaded in a CoreSight system to any depth. This process allows any memory system to contain a window into another memory system with a maximum memory footprint of 8KB in the source memory system.

The APB-AP provides an AMBA APB4 slave interface for programming and an AMBA APB4 master interface for accessing the target memory system. The programmers model contains the details of the registers for accessing the features of the APB4 master interface.

The APB-AP provides the following features:

- Error response.
- Stalling accesses.
- Little-endian only.
- Single clock domain.
- 32 bits data access only.
- Auto-incrementing *Transfer Address Register* (TAR).
- An APB4 slave interface.
- An APB4 master interface.
- An Access Port Enable interface.
- CoreSight Component base pointer register.
- A Q-Channel LPI for high-level clock management.

The APB-AP does not support subword write transfers.

Note

If the DP issues an abort over the Debug APB interface, the APB-AP completes the transaction on its Debug APB slave interface immediately. The DAP transfer abort does not cancel the ongoing APB transfer on the APB master interface.

The following figure shows the external connections on the APB Access Port.




Figure 2-2 css600_apbap logical connections

2.2.2 AHB Access Port

The `css600_ahbap` module is a *Memory Access Port* (MEM-AP). The `css600_ahbap` is an APB4 slave component that provides access to an AHB5 memory system.

Use the `css600_ahbap` to provide access to an AHB5 memory space, for example:

- An Arm Cortex-M processor and subsystem.
- Any other AHB5 memory system.

The AHB Access Port allows visibility into another memory system from the debug APB infrastructure. Access Ports and related infrastructure can be cascaded in a CoreSight system to any depth. This process allows any memory system to contain a window into another memory system with a maximum memory footprint of 8KB in the source memory system.

The AHB-AP provides an AMBA APB4 slave interface for programming and an AMBA AHB5 master interface for accessing the target memory system. The programmers model contains the details of the registers for accessing the features of the AHB master interface.

The AHB-AP provides the following features:

- Error response.
- Stalling accesses.
- Little-endian only.
- Single clock domain.
- Auto-incrementing *Transfer Address Register* (TAR).
- An APB4 slave interface.
- An AHB5 master interface.
- An Access Port Enable interface.
- 8 bits, 16 bits, or 32 bits data access.
- CoreSight Component base pointer register.
- Support for AHB5 TrustZone® signaling.
- A Q-Channel LPI for high-level clock management.

The AHB-AP does not support:

- Exclusive accesses.
- Unaligned transfers.
- BURST or SEQ transactions.

Note

If the DP issues an abort over the Debug APB interface, the AHB-AP completes the transaction on its Debug APB slave interface immediately. The DAP transfer abort does not cancel the ongoing AHB transfer.

The following figure shows the external connections on the AHB Access Port.




Figure 2-3 css600_ahbap logical connections

2.2.3 AXI Access Port

The `css600_axiap` implements the MEM-AP architecture to connect directly to an AXI memory system. You can connect it to other memory systems using a suitable bridging component.

The following figure shows the external connections on the AXI Access Port.




Figure 2-4 css600_axiap logical connections

AXI-AP features

The AXI-AP implements the following features:

- Error response.
- Stalling accesses.
- Little-endian only.
- Single clock domain.
- AXI4 interface support.
- An Access Port Enable interface.
- Auto-incrementing *Transfer Address Register* (TAR).
- 8, 16, 32, or 64 bits data access.
- 32 bits or 64 bits *Large Physical Address* (LPA) extension support.
- AXI transfers:
 - Burst size of 1 only.
 - Write and read transfers.
 - No out-of-order transactions.

- No multiple outstanding accesses.
- Only aligned transfers are supported.
- ACE-Lite:
 - Barrier transactions.
 - All transactions to non-shareable memory regions.
 - For reads only: only supports the ReadOnce transaction type.
 - For writes only: only supports the WriteUnique transaction type.
 - Limited subset of transactions to shareable memory regions.
 - Limited set of commands to support coherency in the system.

DAP transfer abort

If the DP issues an abort over the Debug APB interface, the AXI-AP completes the transaction on its Debug APB slave interface immediately. The DAP transfer abort does not cancel the ongoing AXI transfer.

Additional AXI error responses

The AXI-AP produces error responses for AXI-initiated and AP-initiated transfers.

AXI initiated error responses

An error response that is received on the AXI master interface propagates onto the Debug APB bus as the transfer is completed.

For 64-bit data transfer, a sequence of two reads or writes must be generated on the Debug APB bus for a single 64-bit access on the AXI interface. For reads, the first read request on the Debug APB bus sends a read request on the AXI interface. For writes, a write access is sent on the AXI interface only after two write requests are received on the Debug APB bus.

Therefore, an error response that is received for a read request is for the first read request on the Debug APB bus. An error response that is received for a write request is for the second write request on the Debug APB bus.

AP-initiated error response

AXI-AP reads after a 64-bit AXI read sequence is broken

Read requests from the Debug APB bus must access both BDx registers, or a consecutive pair of DAR registers forming an aligned 64-bit address. Read requests must access the lower-numbered register first. For a DRW register access, two read requests are required to get the entire 64-bit word from the AXI interface.

All other accesses, such as a read followed by a write access to the same or different registers, return an error response to the DP.

AXI-AP writes after a 64-bit write sequence is broken

Write requests from the Debug APB interface must access both BDx registers of the pair, or consecutive DAR registers forming an aligned 64-bit address. They must access the lower-numbered register first. For a DRW register access, two write requests are required to build a 64-bit packet as write data on the AXI interface.

All other accesses, such as a write followed by another read/write access to different registers, return an error response.

For example, after accessing the DRW register, the next access on the Debug APB bus must be a write to the DRW register. Any other access returns an error response.

Similarly, after accessing BD0, the next access must be a write to BD1. Any other access returns an error response.

Aborted AXI barrier transaction It is possible to abort a barrier transaction that has not yet completed. When the abort request is generated, the Debug APB transaction is completed in the next cycle. However the CSW.TrInPrg bit remains set to indicate that the AXI interface is busy waiting to complete the transaction. While the AXI interface is busy, a read-write request to DRW, DAR, or BDx registers that results in a transaction on the AXI interface causes the AXI-AP to return an error response to the DP.

AXI transfers

The AMBA 4 AXI-compliant Master port processes one transaction at a time. The Master port does not support:

- More than one transfer at a time.
- Out-of-order transactions.

Burst length

The AXI-AP supports a burst length of one transfer only. **ARLEN[3:0]** and **AWLEN[3:0]** are always **0b0000**.

Burst size

Supported burst sizes are:

- 8-bit.
- 16-bit.
- 32-bit.
- 64-bit.

Burst type

ARBURST[1:0] and **AWBURST[1:0]** signals are always **0b01**.

Because only bursts of one transfer are supported, burst type has no meaning in this context.

Atomic accesses

AXI-AP supports normal accesses only.

ARLOCK and **AWLOCK** signals are always **0b0**.

Unaligned accesses

Unaligned accesses are not supported. Depending on the size of the transfers, addresses must be aligned.

- For 16-bit halfword transfers, addresses are halfword-aligned:
 - Base address **0x01** is aligned and **AxADDR[7:0] = 0x00**.
 - Base address **0x02** is retained and **AxADDR[7:0] = 0x02**.
- For 32-bit word transfers, addresses are word-aligned:
 - Base address **0x01-0x03** is aligned and **AxADDR[7:0] = 0x00**.
 - Base address **0x04** is retained and **AxADDR[7:0] = 0x04**.
- For 64-bit doubleword transfers, addresses are doubleword-aligned:
 - Base address **0x04** is aligned and **AxADDR[7:0] = 0x00**.
 - Base address **0x08** is retained and **AxADDR[7:0] = 0x08**.

Valid combinations of AxCACHE and AxDOMAIN

Valid combinations of **AxCACHE** and **AxDOMAIN** are shown in the following table.

Table 2-1 Valid combinations of AxCACHE and AxDOMAIN values

AxCACHE[3:0]	Access type	AxDOMAIN	Domain type	Valid
0b0000	Device	0b00	Non-shareable	No
0b0001		0b01	Inner-shareable	No
		0b10	Outer-shareable	No
		0b11	System	Yes
0b0010	Non-cacheable	0b00	Non-shareable	Enabled
0b0011		0b01	Inner-shareable	Enabled
		0b10	Outer-shareable	Enabled
		0b11	System	Yes
0b010x	-	-	-	No
0b100x	-	-	-	
0b110x	-	-	-	
0b011x	Write through.	0b00	Non-shareable	Yes
0b101x		0b01	Inner-shareable	Yes
0b111x	Write back.	0b10	Outer-shareable	Yes
		0b11	System	No

2.2.4 Error response handling

CoreSight SoC-600 *Memory Access Ports* (MEM-APs) implement Error Response Handling Version 1.

Error Response Handling V1 is defined in the *Arm® Debug Interface Architecture Specification ADIV6.0*. Support for this error handling mechanism is indicated in the CFG.ERR register field. The three register bits CSW.ERRNPASS, CSW.ERRSTOP, and TRR.ERR are used to define the behavior of this feature. See the relevant programmers model register descriptions for more information.

The MEM-AP logs errors in Transfer Response Register by setting TRR.ERR bit to 1. When set, this bit remains set until software clears it by writing 1 to it. The following types of memory access errors are logged:

Authentication failure This error is due to an unauthenticated memory access attempt, such as:

- Any memory access when **ap_en** is LOW.
- A Secure memory access when **ap_secure_en** is LOW.

Stopped on error This error is due to a memory access attempt when TRR.ERR=1 and CSW.ERRSTOP=1.

AHB/APB/AXI error An error response that is received on the AP master interface indicating that the memory access failed.

Abort Aborted memory transfers.

Master busy This error happens if a memory access is attempted after an abort, but while the CSW.TrInProg bit is still set.

Invalid transaction This error only applies to the AXI-AP when a memory access is attempted with an invalid combination of CSW.Cache and CSW.Domain fields.

Internal register access errors are not logged in the TRR but are always passed on the APB slave interface. If a register write is attempted after an abort while the CSW.TrInProg bit is set, an error is generated.

The register bit CSW.ERRNPASS controls whether a memory access error is passed back to the requestor. The internal register access errors are always passed back on the APB slave interface regardless of the value of this bit.

The CSW.ERRNPASS bit has the following effect on behavior:

- 0 Memory access errors are passed back on the APB slave interface.
- 1 Memory access errors are not passed back on the APB slave interface. In this case, a normal APB response is returned even for failed memory transactions.

There are two exceptions to this rule. In both cases, the error is always passed on the APB slave interface, regardless of the status of the CSW.ERRNPASS bit. The exceptions are:

1. If the memory transaction is aborted.
2. If the error is generated due to a memory access attempt, while the CSW.TrInProg bit is still set from a previously aborted access.

The APB read data for all transactions that generate an error is UNKNOWN.

If no previous memory access errors are logged, that is TRR.ERR=0, memory accesses are allowed, regardless of the state of CSW.ERRSTOP.

If a previous memory access error is still logged, that is TRR.ERR=1, the register field CSW.ERRSTOP controls whether to prevent memory accesses as follows:

- If CSW.ERRSTOP is programmed as 0, new memory accesses are allowed.
- If CSW.ERRSTOP is programmed as 1, no new memory accesses are allowed, and any new memory accesses result in an error response on the APB slave interface, provided CSW.ERRNPASS is 0. In this case, TRR.ERR remains set and the memory transfer is not initiated.

The following table summarizes this MEM-AP behavior for memory errors other than Abort and Master Busy.

Table 2-2 MEM-AP behavior for memory errors other than Abort and Master Busy

TRR.ERR	CSW.ERRNPASS	CSW.ERRSTOP	New memory access	Slave error	Error logged
0	0	x	Allowed if Authenticated by the Access Port Enable interface, otherwise blocked.	Passed	Yes
0	1	x		Not passed	Yes
1	0	0		Passed	Yes
1	1	0		Not passed	Yes
1	0	1	Blocked	Passed	Yes
1	1	1	Blocked	Not passed	Yes

The twin logical APs implement error handling independently, and the errors that are received or generated on one do not affect the other.

Memory errors, other than Abort and Master-Busy, are maskable errors. That is, they can be masked from appearing on an APB slave interface by setting the CSW.ERRNPASS bit. It is possible for a single memory access to cause multiple error sources to generate errors at the same time. For example, a memory access can trigger a stop-on-error and an authentication failure.

If an error is masked, an error response is passed on the APB slave interface, even if CSW.ERRNPASS is 1, and if at least one of the sources of error is non-maskable (Abort or Master-Busy). If all the triggered error sources are maskable, the error is passed only if CSW.ERRNPASS is 0.

If the Access Port Enable interface signals change while a memory transfer is in progress, the MEM-AP still completes the ongoing transfer normally. The new Access Port Enable interface values then take effect from the next transaction. If a memory access request is received while the MEM-AP is in

Q_STOPPED state, the authentication signal values are sampled only after entering Q_RUN state in the first cycle, and that value is used to determine whether to allow or block the pending APB transfer.

2.3 JTAG Access Port

The `css600_jtagap` provides JTAG access to on-chip components, operating as a JTAG master port to drive JTAG chains throughout a SoC.

The JTAG command protocol is byte-oriented, with a word wrapper on the read and write ports to yield acceptable performance from the 32-bit internal data bus in the DAP. Daisy chaining is avoided by using a port multiplexer. These two features prevent slower cores from impeding faster cores.

The following figure shows the external connections on the JTAG Access Port.




Figure 2-5 `css600_jtagap` logical connections

See the *Arm® Debug Interface Architecture Specification ADIv6.0* for more information.

2.4 Access Port v1 adapter

Use the `css600_apv1adapter` to connect a legacy *Access Port* (AP) with a *DAP Internal* (DAPBus) slave interface into an CoreSight Architecture v3 system.

The `css600_apv1adapter`:

- Maps the legacy AP registers into the *Arm® CoreSight™ Architecture Specification v3.0* APB4 memory map.
- Provides ID registers that allow a debugger to identify the combination as a mapped legacy Access Port.
- Provides integration registers that allow a debugger to check connectivity of the *DP Abort* signal.

The following figure shows the external connections on the Access Port v1 Adapter.




Figure 2-6 `css600_apv1adapter` logical connections

2.5 DP Abort replicator

The `css600_dpabortreplicator` is an IP-XACT *phantom component* that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for `css600_dpabortreplicator`.

Use the `css600_dpabortreplicator` to connect a single DP Abort master interface to multiple DP Abort slave interfaces. You must connect the DP Abort output from the Debug Port to every Access Port that appears in the Debug Port memory space.

The following figure shows the external connections on the DP Abort Replicator.




Figure 2-7 `css600_dpabortreplicator` logical connections

2.6 DP Abort asynchronous bridge

The `css600_dpabortasyncbridge` is a wrapper component that instantiates a pulse asynchronous bridge.

The bridge is used to transfer the **dp_abort** signal across a clock or power domain boundary. The **dp_abort** signal is a pulse event that is used to unlock a deadlocked transaction on a DP to AP interconnection.

The following figure shows the external connections on the DP Abort asynchronous bridge.




Figure 2-8 `css600_dpabortasyncbridge` logical connections

2.7 DP Abort synchronous bridge

The `css600_dpabortsynbridge` is a wrapper component that instantiates a pulse synchronous bridge.

The bridge is used to transfer the **dp_abort** signal across a power domain boundary. The **dp_abort** signal is a pulse event that is used to unlock a deadlocked transaction on a DP to AP interconnection.

The following figure shows the external connections on the DP Abort synchronous bridge.




Figure 2-9 `css600_dpabortsynbridge` logical connections

2.8 JTAG to SWJ adapter

The `css600_jtagtoswjadapter` is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for `css600_jtagtoswjadapter`.

Use the `css600_jtagtoswjadapter` to connect a JTAG master interface to a *Serial Wire/JTAG* (SWJ) slave interface. This might be necessary when connecting a Debug Port to the `css600_jtagap`.

The following figure shows the external connections on the JTAG to SWJ adapter.




Figure 2-10 `css600_jtagtoswjadapter` logical connections

2.9 SWJ to JTAG adapter

The `css600_swjtojtagadapter` is provided to support stitching in an IP-XACT tooling product.

Use the `css600_swjtojtagadapter` to connect a *Serial Wire/JTAG* (SWJ) master interface to a JTAG slave interface.

The following figure shows the external connections on the SWJ to JTAG adapter.




Figure 2-11 `css600_swjtojtagadapter` logical connections

2.10 SWJ interconnect

The `css600_swjic` is a Serial Wire and JTAG interconnect that enables you to connect multiple SWJ slave components, for example Debug Ports, to a single SWJ master.

Use the `css600_swjic` to:

- Daisy-chain multiple JTAG Debug Ports.
- Combine the data and control signals from multiple Serial Wire Multi Drop Debug Ports.

The following figure shows the external connections on the SWJIC.




Figure 2-12 `css600_swjic` logical connections

————— **Note** —————

Creating long JTAG scan chains can create performance issues. Arm recommends that you avoid creating long daisy-chains if possible.

Chapter 3

APB infrastructure components functional description

This chapter describes the functionality of the APB infrastructure components.

It contains the following sections:

- *3.1 APB interconnect* on page 3-41.
- *3.2 APB ROM table* on page 3-43.
- *3.3 APB asynchronous bridge* on page 3-44.
- *3.4 APB synchronous bridge* on page 3-45.
- *3.5 APB PADDRDBG31 adapter* on page 3-46.
- *3.6 APB3 to APB4 adapter* on page 3-47.
- *3.7 APB4 to APB3 adapter* on page 3-48.

3.1 APB interconnect

The `css600_apbic` is used to provide connections between APB4 masters and APB4 slaves anywhere in a CoreSight system.

APB4 masters can be debug ports, APB Access Ports, or other APB masters from a compute subsystem. It is a two-part meta-component that has the following features:

- Single clock domain
- Decoder component configurable for up to four slave interfaces and up to 64 master interfaces
- Physical grouping of decoded master interfaces using one or more configurable expander components
- Option to insert APB asynchronous or synchronous bridges between decoder and expander instances to cross power and clock domain boundaries
- Configurable APB address widths to suit addressable ranges
- A Q-Channel LPI for high-level clock management

The following figure shows the external connections on the APB interconnect.




Figure 3-1 `css600_apbic` logical connections

This section contains the following subsections:

- [3.1.1 Arbitration on page 3-41.](#)
- [3.1.2 Error response on page 3-41.](#)

3.1.1 Arbitration

The internal arbiter arbitrates between competing slave interfaces for access to the debug APB.

When a slave interface raises a request, the arbiter gives the highest priority to the slave interface with the lowest instance suffix. For example, Slave Interface 0 > Slave Interface 1 > Slave Interface 2 > Slave Interface 3. The order in which the slave interfaces raised their requests relative to each other is not used in arbitration.

The arbitration is re-evaluated after every access.

3.1.2 Error response

The APB interconnect returns an error on its slave interface under certain conditions.

An error response is returned when either:

- The targeted APB slave returns an error response
- A slave interface accesses an address that does not decode to any connected APB slave

3.2 APB ROM table

The `css600_apbrom` module is a *ROM Table* with an APB4 slave interface.

The `css600_apbrom_gpr` is a *ROM Table* that includes the *Granular Power Requestor (GPR)* function.

Use the `css600_apbrom` or `css600_apbrom_gpr` to:

- Identify part of your system or subsystem.
- Indicate the locations of other CoreSight components in the same address space to an External Debugger.
- Request power or reset to be supplied to components in the debug subsystem or the wider system (`css600_apbrom_gpr` only).

The `css600_apbrom` and `css600_apbrom_gpr` support up to 512 32-bit component entries, which are set by configuration parameters. The `css600_apbrom` and `css600_apbrom_gpr` support dynamic control of the *ROM Table* IDs and, optionally the presence of each entry, using configuration input signals. These features make the *ROM Table* suitable for use in configurable and hardened subsystems.

The `css600_apbrom_gpr` version adds the capability to request power or reset to individual components or parts of a system through a power or reset controller that is implemented outside the CoreSight subsystem. Power request interface numbers are normally aligned to power domain IDs configured into the *ROM Table*.

The GPR configuration provides the following additional features:

- Authentication interface to control access to power and reset control features.
- Configurable number, up to 32, of debug power request interfaces, comprising a **cdbgpwrupreq** and **cdbgpwrupack** pair of signals.
- Configurable number, up to 32, of system power request interfaces, comprising a **csyspwrupreq** and **csyspwrupack** pair of signals.
- A debug reset request interface, comprising a **cdbgrstreq** and **cdbgrstack** pair of signals.
- A system reset request interface, comprising a **csysrstreq** and **csysrstack** pair of signals.

The following figure shows the external connections on the APB ROM table.




Figure 3-2 `css600_apbrom` logical connections

The following figure shows the external connections on the APB ROM table with GPR.




Figure 3-3 `css600_apbrom_gpr` logical connections

3.3 APB asynchronous bridge

The `css600_apbasyncbridge` is used where an AMBA APB4 bus is required to cross a clock or power domain boundary.

The APB asynchronous bridge provides the following features:

- Two independent clock domains with any phase or frequency alignment
- Two independent power domains, either of which can be switched relative to the other
- Three Q-Channel LPIs for slave side clock, master side clock, and power switching management
- A two-part meta-component with separate slave and master side components
- Configurable APB address width
- Configurable 2- or 3-deep synchronizers

The following figure shows the external connections on the APB asynchronous bridge.




Figure 3-4 `css600_apbasyncbridge` logical connections

3.4 APB synchronous bridge

The `css600_apbsyncbridge` is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks.

The APB asynchronous bridge provides the following features:

- Two synchronous clock domains with any frequency difference. The clocks must be skew balanced and from a common source, so that they are high-level-gated by a common control point.
- Two Q-Channel LPIs for clock and power switching management
- Two-part meta-component with separate slave and master side components
- Configurable APB address width
- Configurable 2-deep or 3-deep synchronizers for Q-Channel inputs

The following figure shows the external connections on the APB synchronous bridge.




Figure 3-5 `css600_apbsyncbridge` logical connections

3.5 APB PADDRDBG31 adapter

The `css600_apbpaddrdbg31adapter` module, enables you to integrate a CoreSight Architecture v2.0 component or subsystem into a CoreSight debug and trace subsystem (CSSYS).

Use the `css600_apbpaddrdbg31adapter` to integrate legacy components that have a dedicated **paddrdbg31** signal into the memory map of the Arm CoreSight SoC-600 CSSYS. The `css600_apbpaddrdbg31adapter`:

- Replaces the 2GB split at `0x80000000` with a user-defined split.
- Maps the two views of the component to consecutive regions of the memory map.
- Maps the external debugger view to the lower region.
- Maps the self-hosted view to the upper region.

The following figure shows the external connections on the APB PADDRDBG31 Adapter.




Figure 3-6 `css600_apbpaddrdbg31adapter` logical connections

3.6 APB3 to APB4 adapter

The `css600_apb3toapb4adapter` is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product.

There is no Verilog module for `css600_apb3toapb4adapter`.

Use the `css600_apb3toapb4adapter` to connect an APB3 master to an APB4 slave interface.

The following figure shows the external connections on the APB3 to APB4 adapter.




Figure 3-7 `css600_apb3toapb4adapter` logical connections

3.7 APB4 to APB3 adapter

The `css600_apb4toapb3adapter` is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product.

There is no Verilog module for `css600_apb4toapb3adapter`.

Use the `css600_apb4toapb3adapter` to connect an APB4 master to an APB3 slave interface.

The following figure shows the external connections on the APB4 to APB3 adapter.




Figure 3-8 `css600_apb4toapb3adapter` logical connections

Chapter 4

AMBA Trace Bus infrastructure components functional description

This chapter describes the functionality of the *AMBA Trace Bus* (ATB) infrastructure components.

It contains the following sections:

- [4.1 ATB upsizer](#) on page 4-50.
- [4.2 ATB downsizer](#) on page 4-51.
- [4.3 ATB funnel](#) on page 4-52.
- [4.4 ATB replicator](#) on page 4-53.
- [4.5 ATB trace buffer](#) on page 4-54.
- [4.6 ATB asynchronous bridge](#) on page 4-55.
- [4.7 ATB synchronous bridge](#) on page 4-56.
- [4.8 Trace Memory Controller](#) on page 4-57.
- [4.9 About the Trace Port Interface Unit](#) on page 4-77.
- [4.10 CoreSight Address Translation Unit](#) on page 4-84.

4.1 ATB upsizer

The `css600_atbupsizer` module enables you to increase the data width of an *AMBA Trace Bus* (ATB).

Use the `css600_atbupsizer` when you connect an AMBA Trace Bus master interface to a wider AMBA Trace Bus slave interface.

The following figure shows the external connections on the ATB upsizer.




Figure 4-1 `css600_atbupsizer` logical connections

4.2 ATB downsizer

The `css600_atbdownsizer` module enables you to reduce the data width of an AMBA Trace Bus.

Use the `css600_atbdownsizer` when you must connect an AMBA Trace Bus master interface to a narrower AMBA Trace Bus slave interface.

The following figure shows the external connections on the ATB downsizer.




Figure 4-2 `css600_atbdownsizer` logical connections

4.3 ATB funnel

The `css600_atbfunnel` is used when more than one trace source must be merged into a single trace stream.

The funnel is configurable for the number of slave interfaces, from 2-8, and comes in programmable or non-programmable configurations. The register map of the programmable version is described in the programmers model section.

The programmable configuration allows the following features:

- Independent enable control for each slave port.
- Independent priority setting for each slave port, so that higher priority ports are serviced ahead of lower priority ports.
- Programmable hold time to reduce input switching that is based on trace ID value.
- Registers to allow integration testing of the trace network.

The following figure shows the external connections on the programmable ATB funnel.




Figure 4-3 `css600_atbfunnel_prog` logical connections

The non-programmable configuration has the following features:

- All slave ports are enabled.
- All slave ports have equal priority.
- All slave ports have a hold time of four transactions.

The following figure shows the external connections on the non-programmable ATB funnel.




Figure 4-4 `css600_atbfunnel` logical connections

4.4 ATB replicator

The `css600_atbreplicator` splits a single trace stream into two trace streams for systems that have more than one trace sink component.

An optional programmable configuration is available that provides the following features:

- Filtering of trace IDs to allow some IDs to go to master port 0 and some to master port 1.
- Registers to allow integration testing of the trace network.

The following figure shows the external connections on the programmable ATB replicator.



Figure 4-5 `css600_atbreplicator_prog` logical connections

In the non-programmable configuration, no ATB ID filtering is applied to either master.

The following figure shows the external connections on the non-programmable ATB replicator.




Figure 4-6 `css600_atbreplicator` logical connections

4.5 ATB trace buffer

The `css600_atbuffer` is used in situations where some local smoothing of trace bandwidth is required in a trace network.

The ATB trace buffer has the following features:

- Configurable trace data width up to 128 bits.
- Configurable buffer depth up to 256 entries.
- Configurable threshold for buffer fill level before starting to empty.

The following figure shows the external connections on the ATB trace buffer.




Figure 4-7 `css600_atbuffer` logical connections

4.6 ATB asynchronous bridge

The `css600_atbasyncbridge` is used to transport the AMBA trace bus across a clock or power domain boundary.

The ATB asynchronous bridge provides the following features:

- Two independent clock domains with any phase or frequency alignment.
- Two independent power domains, either of which can be switched relative to the other.
- Three Q-Channel LPIs for slave side clock, master side clock, and power switching management.
- Two-part meta-component with separate slave and master side components.
- Configurable ATB data width.
- Configurable for 2- or 3-stage synchronizers.
- Automatically manages upstream flush of trace data before power down.

The following figure shows the external connections on the ATB asynchronous bridge.




Figure 4-8 `css600_atbasyncbridge` logical connections

4.7 ATB synchronous bridge

The `css600_atbsyncbridge` is used to transport the AMBA trace bus across a clock domain boundary.

The ATB synchronous bridge provides the following features:

- Two synchronous clock domains with any frequency difference. The clocks must be skew balanced and from a common source so that they are high-level-gated by a common control point.
- Two Q-Channel LPIs for clock and power switching management.
- Two-part meta-component with separate slave and master side components.
- Configurable ATB data width.
- Configurable for 2- or 3-stage synchronizers.
- Automatically manages upstream flush of trace data before power down.

The following figure shows the external connections on the ATB synchronous bridge.




Figure 4-9 `css600_atbsyncbridge` logical connections

4.8 Trace Memory Controller

The `css600_tmc` Trace Memory Controller is used for capturing trace data into local or system memory, or streamed to a High Speed Serial Trace port.

The trace can be read by an off-chip external debugger, or by on-chip self-hosted debug software.

The TMC can be configured as follows:

Embedded Trace Buffer (ETB) Enables trace to be stored in a dedicated SRAM that is used as a circular buffer. The following figure shows the external connections on the TMC ETB configuration.




Figure 4-10 `css600_tmc_etb` logical connections

Embedded Trace FIFO (ETF) Enables trace to be stored in a dedicated SRAM, used either as a circular buffer or as a FIFO. The functionality of the ETF configuration is a superset of the functionality of the ETB configuration. In a CoreSight system, the ETF can be inserted anywhere on the trace bus and used as a FIFO to smooth out a bursty trace.

The following figure shows the external connections on the TMC ETF configuration.




Figure 4-11 `css600_tmc_etf` logical connections

Embedded Trace Router (ETR)

Enables trace to be routed over an AXI interface to the system memory or to any other AXI slave.

The following figure shows the external connections on the TMC ETR configuration.




Figure 4-12 css600_tmc_etr logical connections

Embedded Trace Streamer (ETS)

Enables trace to be routed over an AXI4-Stream interface to a streaming device such as an HSSTP link layer, either directly or through an AXI4 Stream interconnect. ETS retains a subset of the ETR feature set, and removes those features not required for the streaming application, and provides a lower gate count than ETR uses for streaming.

The following figure shows the external connections on the TMC ETS configuration.




Figure 4-13 css600_tmc_ets logical connections

The TMC can be programmed to capture trace in different modes:

Circular Buffer mode This mode is available in ETB, ETF, and ETR TMC configurations. TMC captures trace using its storage as a circular buffer, overwriting old trace when the buffer is full. No trace is output until capture is complete. In this mode, trace capture can automatically stop after receiving a trigger signal.

The recommended standard usage model in this mode is as follows:

1. Wait until TMCReady is equal to one.
2. Program the MODE Register for Circular Buffer mode.
3. Program the FFCR Register. Arm recommends that you set the TrigOnTrigIn, FOnTrigEvt, StopOnFl, EnTI, and EnFt bits. This enables formatting, inserting a trigger when a trigger is observed on **TRIGIN**, and following a delay corresponding to the value of the TRG Register, flushing and then stopping the TMC.
4. Program the TRG Register, to control the amount of buffer to be dedicated to the period after a trigger is observed.
5. Set the TraceCaptEn bit in the CTL Register. This starts the trace session.
6. Wait until TMCReady is equal to one. This indicates that the trace session is over.
7. Read the contents of the trace buffer by performing successive reads to the RRD Register, until the value 0xFFFFFFFF is returned.
8. Clear the TraceCaptEn bit in the CTL Register.

Software FIFO mode 1 Software FIFO mode 1: This mode is available in ETB, ETF, and ETR configurations. In this mode, the component functions as a FIFO where data is read out by software over the Debug APB interface. This mode provides a low-speed communication channel for trace data, reusing the existing programming interface.

Hardware FIFO mode This mode is available only in the ETF configuration. TMC uses its storage as a FIFO, acting as a link between a trace source and a trace sink. No trace is lost or overwritten, and backpressure is applied through the *AMBA Trace Bus* (ATB) to the trace source when the FIFO becomes full. Most trace sources eventually overflow when subject to backpressure for a long time, but it is always the trace sources that lose trace, not the ETF. This mode enables large bursts of trace to be smoothed, reducing the need to exert backpressure, so that:

- Trace can be output over a trace port using fewer pins than would be required without the ETF, by smoothing peaks in trace bandwidth over long periods.
- A subsequent ETR receiving trace through ETF can cope with large delays that are introduced by higher priority masters on the AXI interconnect without losing the trace.

Software FIFO mode 2 This mode is available only in ETR configuration. In this mode, the trace memory accessible through the AXI interface is used as a FIFO. The key difference from Software FIFO mode 1 is that the data is read out by the debugger directly from the memory, bypassing the ETR datapath. The memory read pointer is still managed by the ETR so the debugger must inform the ETR of the amount of trace extracted. The trace that is extracted from the memory can be output over a streaming interface, such as USB, which provides much higher bandwidth than the debug APB interface.

This section contains the following subsections:

- [4.8.1 TMC register access dependencies on page 4-59.](#)
- [4.8.2 Clock and reset on page 4-66.](#)
- [4.8.3 Interfaces on page 4-67.](#)
- [4.8.4 Operation on page 4-69.](#)

4.8.1 TMC register access dependencies

Not all TMC registers can be read and written under the same conditions.

Writes to TMC registers

You can only write to TMC registers under specific conditions.

The following table shows the conditions necessary to write to each TMC register. Writing to the TMC under conditions other than those listed results in UNPREDICTABLE behavior. An x indicates that any value is permitted.

Write accesses to TMC registers						
Register	Name	Offset	CTL.TraceCaptEn	STS.TMCReady	MODE	ITCTRL.IME
RSZ (ETR)	RAM Size register	0x004	0	1	x	0
STS.MemErr (ETR)	Status Register	0x00C	x	1	x	0
STS.Full (ETR, ETS)	Status Register	0x00C	0	1	x	0
RRD	RAM Read Data Register	0x010	Read-only			
RRP (ETB,ETF,ETR)	RAM Read Pointer Register	0x014	0	1	x	0
RWP (ETB,ETF,ETR)	RAM Write Pointer Register	0x018	0	1	x	0
TRG	Trigger Counter Register	0x01C	0	1	x	0
CTL	Control Register	0x020	x	x	x	0
RWD (ETB,ETF,ETR)	RAM Write Data Register	0x024	0	1	x	0
MODE	Mode Register	0x028	0	1	x	0
LBUFLEVEL (ETB,ETF,ETR)	Latched Buffer Fill Level	0x02C	Read-only			
CBUFLEVEL (ETB,ETF,ETR)	Current Buffer Fill Level	0x030	Read-only			
BUFWM (ETB,ETF,ETR)	Buffer Level Water Mark	0x034	0	1	x	0
RRPHI (ETR)	RAM Read Pointer High Register	0x038	0	1	x	0
RWPHI (ETR)	RAM Write Pointer High Register	0x03C	0	1	x	0
AXICTL (ETR)	AXI Control Register	0x110	0	1	x	0
DBALO (ETR)	Data Buffer Address Low Register	0x118	0	1	x	0
DBAHI (ETR)	Data Buffer Address High Register	0x11C	0	1	x	0
RURP (ETR)	RAM Update Read Pointer Register	0x120	1	x	SWF2	0

(continued)

Write accesses to TMC registers						
Register	Name	Offset	CTL.TraceCaptEn	STS.TMCReady	MODE	ITCTRL.IME
FFSR	Formatter and Flush Status Register	0x300	Read-only			
FFCR.EmbedFlush	Formatter and Flush Control Register	0x304	x	x	x	0
FFCR.DrainBuffer (ETF)		0x304	1	1	CB	0
FFCR.StopOnTrigEvt		0x304	1	x	CB	0
			0	x	x	0
FFCR.StopOnFl		0x304	x	x	x	0
FFCR.TrigOnFl		0x304	x	x	x	0
FFCR.TrigOnTrigEvt		0x304	1	x	CB	0
			0	x	x	0
FFCR.TrigOnTrigIn		0x304	x	x	x	0
FFCR.FlushMan		0x304	x	x	x	0
FFCR.FOnTrigEvt		0x304	1	x	CB	0
			0	x	x	0
FFCR.FOnFlIn		0x304	x	x	x	0
FFCR.EnTI		0x304	0	1	x	0
FFCR.EnFt	0x304	0	1	x	0	
PSCR.PSCount	Periodic Synchronization Counter Register	0x308	0	1	x	0
PSCR.EmbedSync (ETR,ETS)	Periodic Synchronization Counter Register	0x308	0	1	x	0
ITATBMDATA0 (ETF)	Integration Test ATB Master Data 0 Register	0xED0	0	1	x	1
ITATBMCTR2 (ETF)	Integration Test ATB Master Interface Control 2 Register	0xED4	Read-only			
ITATBMCTR1 (ETF)	Integration Test ATB Master Interface Control 1 Register	0xED8	0	1	x	1
ITATBMCTR0 (ETF)	Integration Test ATB Master Interface Control 0 Register	0xEDC	0	1	x	1

(continued)

Write accesses to TMC registers						
Register	Name	Offset	CTL.TraceCaptEn	STS.TMCReady	MODE	ITCTRL.IME
ITEVTINTR.ACQCOMP ITEVTINTR.FULL ITEVTINTR.FLUSHCOMP	Integration Test Event & Interrupt Status Register	0xEE0	0	1	x	1
ITEVTINTR.BUFINTR (ETR,ETS)	Integration Test Event & Interrupt Status Register	0xEE0	0	1	x	1
ITTRFLIN	Integration Test Trigger In and Flush In Register	0xEE8	Read-only			
ITATBDATA0	Integration Test ATB Data 0 Register	0xEEC	Read-only			
ITATBCTR2	Integration Test ATB Control 2 Register	0xEF0	0	1	x	1
ITATBCTR1	Integration Test ATB Control 1 Register	0xEF4	Read-only			
ITATBCTR0	Integration Test ATB Control 0 Register	0xEF8	Read-only			
ITCTRL	Integration Mode Control Register	0xF00	0	1	x	x
CLAIMSET	Claim Tag Set Register	0xFA0	x	x	x	x
CLAIMCLR	Claim Tag Clear Register	0xFA4	x	x	x	x
AUTHSTATUS	Authentication Status Register	0xFB8	Read-only			
DEVARCH	Device Architecture Register	0xFBC	Read-only			
DEVID1	Device Configuration Register 1	0xFC4	Read-only			
DEVID	Device Configuration Register	0xFC8	Read-only			
DEVTYPE	Device Type Identifier Register	0xFCC	Read-only			
PIDR4-7	Peripheral ID Registers 4-7	0xFD0-0xFDC	Read-only			

(continued)

Write accesses to TMC registers						
Register	Name	Offset	CTL.TraceCaptEn	STS.TMCReady	MODE	ITCTRL.IME
PIDR0-3	Peripheral ID Registers 0-3	0xFE0-0xFEC	Read-only			
CIDR0-3	Component ID Registers 0-3	0xFF0-0xFFC	Read-only			

Reads from TMC registers

You can only read from TMC registers under specific conditions.

The following table shows the conditions under which read accesses from TMC registers return valid values. Reads at other times return UNKNOWN values. An x indicates that any value is permitted.

Read accesses to TMC registers							
Register	Name	Offset	CTL.TraceCaptEn	STS.TMCReady	MODE	ITCTRL	Remarks
RSZ	RAM Size register	0x004	x	x	x	x	-
STS.MemErr (ETR)	Status Register	0x00C	x	x	x	0	-
STS.Empty	Status Register	0x00C	1	x	x	0	-
STS.FtEmpty	Status Register	0x00C	1	x	x	0	-
STS.TMCReady	Status Register	0x00C	x	x	x	0	-
STS.Triggered	Status Register	0x00C	1	x	CB	0	-
			0	x	x	0	Value of this bit when trace capture stops is held.
STS.Full	Status Register	0x00C	x	x	x	0	Value of this bit when trace capture stops is held.
RRD	RAM Read Data Register	0x010	0	1	x	0	-
			1	x	SWF1	0	If trace memory is empty, the data that is returned is 0xFFFFFFFF.
			1	1	CB	0	
RRP (ETB,ETF,ETR)	RAM Read Pointer Register	0x014	1	x	SWF1, SWF2	0	-
			1	1	CB	0	-
			0	1	x	0	-

(continued)

Read accesses to TMC registers								
Register	Name	Offset	CTL.TraceCaptEn	STS.TMCRReady	MODE	ITCTRL	Remarks	
RWP (ETB,ETF,ETR)	RAM Write Pointer Register	0x018	1	x	SWF1, SWF2	0	-	
			1	1	CB	0	-	
			0	1	x	0	-	
TRG	Trigger Counter Register	0x01C	1	x	CB	0	The trigger counter is active only in Circular buffer mode.	
			0	1	x	0		
CTL	Control Register	0x020	x	x	x	0	-	
RWD (ETB,ETF,ETR)	RAM Write Data Register	0x024	Write-only					
MODE	Mode Register	0x028	1	x	x	0	-	
LBUFLEVEL (ETB,ETF,ETR)	Latched Buffer Fill Level	0x02C	1	x	x	0	-	
			0	1	x	0	Value of this register when trace capture stops is held.	
CBUFLEVEL (ETB,ETF,ETR)	Current Buffer Fill Level	0x030	1	x	x	0	-	
			0	1	x	x	Value of this register when trace capture stops is held.	
BUFWM (ETB,ETF,ETR)	Buffer Level Water Mark	0x034	x	x	x	x	Programmed registers can be read at any time. The return value is the value that was programmed.	
RRPHI (ETR)	RAM Read Pointer High Register	0x038	1	x	SWF1, SWF2	0	-	
			1	1	CB	0	-	
			0	1	x	0	-	
RWPHI (ETR)	RAM Write Pointer High Register	0x03C	1	0	SWF1, SWF2	0	-	
			1	1	CB	0	-	
			0	1	x	0	-	
AXICTL (ETR)	AXI Control Register	0x110	x	x	x	x	-	

(continued)

Read accesses to TMC registers								
Register	Name	Offset	CTL.TraceCaptEn	STS.TMCReady	MODE	ITCTRL	Remarks	
DBALO (ETR)	Data Buffer Address Low Register	0x118	x	x	x	x	-	
DBAHI (ETR)	Data Buffer Address High Register	0x11C	x	x	x	x	-	
RURP (ETR)	RAM Update Read Pointer Register	0x120	Write-only					
FFSR	Formatter and Flush Status Register	0x300	x	x	x	0	-	
FFCR	Formatter and Flush Control Register	0x304	x	x	x	0	-	
PSCR	Periodic Synchronization Counter Register	0x308	x	x	x	0	-	
ITATBMDATA0 (ETF)	Integration Test ATB Master Data 0 Register	0xED0	Write-only					
ITATBMCTR2 (ETF)	Integration Test ATB Master Interface Control 2 Register	0xED4	x	x	x	1	-	
ITATBMCTR1 (ETF)	Integration Test ATB Master Interface Control 1 Register	0xED8	Write-only					
ITATBMCTR0 (ETF)	Integration Test ATB Master Interface Control 0 Register	0xEDC	Write-only					
ITEVTINTR	Integration Test Event & Interrupt Status Register	0xEE0	Write-only					
ITTRFLIN	Integration Test Trigger In and Flush In Register	0xEE8	x	x	x	1	-	
ITATBDATA0	Integration Test ATB Data Register 0	0xEEC	x	x	x	1	-	

(continued)

Read accesses to TMC registers								
Register	Name	Offset	CTL.TraceCaptEn	STS.TMCReady	MODE	ITCTRL	Remarks	
ITATBCTR2	Integration Test ATB Control 2 Register	0xEF0	Write-only					
ITATBCTR1	Integration Test ATB Control 1 Register	0xEF4	x	x	x	1	-	
ITATBCTR0	Integration Test ATB Control 0 Register	0xEF8	x	x	x	1	-	
ITCTRL	Integration Mode Control Register	0xF00	x	x	x	x	-	
CLAIMSET	Claim Tag Set Register	0xFA0	x	x	x	x	-	
CLAIMCLR	Claim Tag Clear Register	0xFA4	x	x	x	x	-	
AUTHSTATUS	Authentication Status Register	0xFB8	x	x	x	x	-	
DEVARCH	Device Architecture Register	0xFBC	x	x	x	x	-	
DEVID1	Device Configuration Register	0xFC4	x	x	x	x	-	
DEVID	Device Configuration Register	0xFC8	x	x	x	x	-	
DEVTYPE	Device Type Identifier Register	0xFCC	x	x	x	x	-	
PIDR4-7	Peripheral ID Registers 4-7	0xFD0-0xFDC	x	x	x	x	-	
PIDR0-3	Peripheral ID Registers 0-3	0xFE0-0xFEC	x	x	x	x	-	
CIDR0-3	Component ID Registers 0-3	0xFF0-0xFFC	x	x	x	x	-	

4.8.2 Clock and reset

The TMC has a single clock input **clk** and an active-LOW reset input **reset_n**.

reset_n resets all interfaces and control registers except some of the memory mapped control registers. See the appropriate *Register summary* for your chosen TMC configuration for details of registers that are not initialized on reset and must be programmed before enabling TMC trace capture.

————— **Note** —————

When in ETR configuration, the TMC can be in a different power or reset domain from the AXI slave to which it is connected. An AMBA domain bridge is required to cross the power or clock domain boundary in this case.

4.8.3 Interfaces

The TMC has the following interfaces:

- Debug APB interface.
- ATB slave interface.
- ATB master interface.
- Memory interface.
- AXI master interface.
- AXI stream master interface.
- Low-Power interface.
- Event interfaces.
- Buffer interrupt interface.
- Authentication interface.
- DFT interface.

The availability of each interface as a function of the configurations is shown in the following table:

Interfaces	ETB	ETF	ETR	ETS
Debug APB	Present	Present	Present	Present
ATB Slave	Present	Present	Present	Present
ATB Master	Absent	Present	Absent	Absent
Memory	Present	Present	Absent	Absent
AXI Master	Absent	Absent	Present	Absent
AXI Stream Master	Absent	Absent	Absent	Present
Low-Power	Present	Present	Present	Present
Event	Present	Present	Present	Present
Buffer Interrupt	Absent	Absent	Present	Present
Authentication	Absent	Absent	Present	Absent
DFT	Present	Present	Present	Present

Debug APB interface

The Debug APB interface is used for programming the registers and to read the trace data from local SRAM or system AXI.

The Debug APB interface is compliant with the AMBA APB4 protocol.

ATB slave interface

The ATB slave interface is used to receive the trace data. It can support a configurable data width, `ATB_DATA_WIDTH`, of 32, 64 or 128-bit.

The interface can be connected to a replicator, a trace source, or any other component with a standard ATB master. The interface complies with the AMBA 4 ATB protocol specification.

ATB master interface

The ATB master interface is present only in ETF configuration and allows draining of trace data from local SRAM.

The interface can be connected to a replicator, trace sinks (TPIU, ETB, or ETR), or any other component with a standard ATB slave. The interface complies with the AMBA 4 ATB protocol.

Memory interface

The memory interface supports access to on-chip SRAM to store and retrieve trace data. Data width to memory is twice as wide as ATB width, that is $2 \times \text{ATB_DATA_WIDTH}$.

This is true for ETB and ETF configurations.

AXI master interface

In ETR configuration, the AXI master interface replaces the memory interface that is used in ETB and ETF configurations.

The interface can be connected to an AXI interconnect for accessing system memory through a memory controller or can be connected to any other AXI slave in the system.

————— **Note** —————

The ETR does not generate out-of-order transactions and therefore does not generate multiple AXI IDs.

The AXI master interface supports up to 32 outstanding write transactions and zero outstanding reads. If an error response is returned at any time, the interface stops the operation until the debugger identifies and clears the error condition.

In ETR configuration, the memory size is programmable, rather than configurable. The width of the RSZ register determines the maximum size of the trace memory. The register is 31-bits wide, allowing a maximum value of $0x40000000$, representing 4GB. The trace memory can be located anywhere in the system address space with the start address aligned to a 4KB boundary. Some of the lower bits of AXI address buses **araddr_m** and **awaddr_m** are tied to 0 to ensure that all accesses are aligned to the AXI data width. The number of bits to be tied to 0 is calculated as $\log_2(\text{ATB_DATA_WIDTH}/8)$. For example, when the AXI data bus is 64-bits wide, the lower 3 bits of the address buses are tied to 0 to ensure that only 64-bit aligned accesses are used.

AXI stream master interface

In ETS configuration, the AXI stream master interface replaces the AXI interface that is used in ETR configuration.

The interface complies with the AMBA 4 AXI4-Stream protocol. It can be connected to any streaming device, such as an HSSTP link layer, either directly or through an AMBA AXI4-Stream interconnect for sending trace off-chip.

The ETS outputs only data bytes and no position or null bytes.

Low-Power interface

The TMC has a Q-Channel *Low-Power Interface* (LPI) for clock gating that is present in all four TMC configurations.

See the *Arm® AMBA® Low Power Interface Specification* for more information.

Event interfaces

The TMC has five event interfaces, comprising two slave event signals, **TRIGIN** and **FLUSHIN**, and three master event signals **FULL**, **ACQCOMP**, and **FLUSHCOMP**, that can be connected to the *Cross Trigger Interface* (CTI).

TRIGIN

This input can cause a Trigger Event.

FLUSHIN

This input can cause a trace flush.

FULL

When the TMC is not in integration mode, this output indicates the value of the Full bit in the STS Register.

ACQCOMP

When the TMC is not in integration mode, this output indicates the value of the FtEmpty bit in the STS Register.

FLUSHCOMP

When the TMC is not in integration mode, this output pulses HIGH when a flush request is completed downstream.

You must connect these signals to a CoreSight *Cross Trigger Interface* (CTI).

Buffer interrupt interface

In ETS configuration, the TMC generates a BUFINTR interrupt when the STS.Full bit is set.

In ETR configuration, the TMC generates a BUFINTR interrupt when the STS.Full bit is set.

Authentication interface

The Authentication interface provides connections for the CoreSight Authentication signals.

In ETR configuration, the **DBGEN** and **SPIDEN** signals of the authentication interface affect the behavior of the TMC as follows:

- If **DBGEN** is LOW, no AXI accesses are possible. Any attempted AXI access behaves as if an immediate error response had been returned, and sets the Memory Error Status bit in the STS Register. No transactions are issued on the AXI master port.
- If **SPIDEN** is LOW, no secure AXI accesses are possible. Any attempted AXI access while ProtCtrlBit1 in the AXICTL Register is clear behaves as if an immediate error response had been returned, and sets the Memory Error Status bit in the STS register. No transactions are issued on the AXI master port.

The Authentication interface is absent in the ETB, ETF, and ETS configurations, because the accesses are always non-invasive in those configurations and therefore the accesses do not have to be authenticated.

The **NIDEN** and **SPNIDEN** signals are not implemented, because the TMC does not implement any non-invasive debug functionality. For a description of the relationship to authentication interface signals, see the CoreSight Architecture Specification v1.0.

4.8.4 Operation

The TMC uses a state machine to control its operation.

Architectural state machine

The Trace Capture Enable bit, CTL.TraceCaptEn, and TMC Ready bit, STS.TMCReady, define the TMC states.




Figure 4-14 TMC architectural state machine

The operating states of Trace Memory Controller are:

DISABLED: (CTL.TraceCaptEn=0, STS.TMCReady=1)

DISABLED is the default state of TMC after reset and whenever CTL.TraceCaptEn is cleared. All programming must be performed in this state.

When the TMC is in DISABLED state, the contents of most registers, including the MODE and FFCR registers, have no effect. For backwards compatibility, the contents of the circular buffer can be read in this state. The debugger must manually manage the read pointer. The TMC enters RUNNING state from DISABLED state when the CTL.TraceCaptEn bit is set.

RUNNING: (CTL.TraceCaptEn=1, STS.TMCReady=0)

RUNNING is the functional state during which trace capture is performed.

The STOPPING state is entered from this state when a Stop event occurs.

STOPPING: (CTL.TraceCaptEn=1, STS.TMCReady=0)

In STOPPING state, the TMC begins to drain the trace data from its internal pipelines to the trace memory.

From the programmers model, the STOPPING state is indistinguishable from the RUNNING state. The STOPPED state is entered from STOPPING state when the following conditions are true:

- All trace has been output, including null padding, if necessary, to drain the last few bytes of trace, and the formatter and write buffer are empty.
- In Hardware FIFO mode, the FIFO and unformatter are also empty.
- In SWF1 and SWF2 modes, there must be space in the FIFO for data that is left in the pipeline to be written to the FIFO. To achieve this, it might be necessary to read extra data from the FIFO. If no space is available in the FIFO, then the STOPPED state is not reached.
- In ETS configuration, which is always in Circular Buffer mode, a STOPPING to STOPPED state transition depends on the rate at which data is accepted by the AXI4 Stream slave device.

DRAINING: (CTL.TraceCaptEn=1, STS.TMCReady=0)

DRAINING state is only applicable in ETF configuration.

In DRAINING state, the contents of the buffer, that is captured in Circular Buffer mode, are drained over the ATB Master interface. The TMC returns to the STOPPED state when the buffer is empty.

STOPPED: (CTL.TraceCaptEn=1, STS.TMCReady=1)

In STOPPED state, no trace capture takes place, but data that is still in the trace memory can be read out.

When in STOPPED state:

- In Circular Buffer mode in ETB, ETF, and ETR configurations, except when streaming, the captured trace can be read out over debug APB.
- In Circular Buffer mode in ETF configuration, a drain can be initiated by setting the FFCR.DrainBuffer bit.
- In Software FIFO mode 1, the remaining contents of the FIFO can be read out over debug APB.
- In Software FIFO mode 2, a functional controller, such as USB, can directly read the remaining contents of the FIFO directly from the system memory.

The DISABLED state is entered from this state by clearing CTL.TraceCaptEn bit.

Note

The ETR configured for streaming and the ETS do not support reading of trace data over APB.

DISABLING: (CTL.TraceCaptEn=0, STS.TMCReady=0)

DISABLING is an *emergency stop* state that can be entered at any time by clearing CTL.TraceCaptEn.

DISABLING state differs from the STOPPING state in the following ways:

- The TMC does not attempt to empty the contents of the FIFO in Hardware Read FIFO mode. Trace that is not yet output on the ATB Master interface is lost.
- The next transition is to the DISABLED state, not the STOPPED state. This transition means that:
 - In Circular Buffer mode, while the trace can still be read over the APB in ETB, ETF, and ETR non-streaming configurations, the ETF configuration drain operation is not possible.
 - In SWF1 and SWF2 modes, unretrieved trace is lost.
- Exit from DISABLING state is not dependent on reads performed from the RRD register, in SWF1 and SWF2 modes, or the ATB Master interface accepting writes in HWF mode.

If the FIFO is full, then existing data is overwritten to enable the STOP sequence to complete. If a memory error occurs in DISABLING state, or if the STS.MemErr bit is already set and a hard stop occurs, more AXI writes are not performed. If this situation happens, the TMC discards the trace that is not output and directly moves from DISABLING to DISABLED state.

Arm recommends that the trace capture is stopped by programming an appropriate STOP event in the FFCR register. For example, trace capture can be stopped by setting the FFCR.StopOnFl bit, and then initiating a manual flush by setting the FFCR.FlushMan bit.

The *emergency stop* option is provided so that the TMC is programmer-compatible with the ETB that was delivered with SoC-400, where the only way to stop trace capture was by clearing CTL.TraceCaptEn bit. Use of the emergency stop is otherwise discouraged, especially in FIFO modes, where it can lead to loss of trace or even trace corruption.

In ETR and ETS configurations, transition from DISABLING to DISABLED state is delayed indefinitely if the AXI or AXI Stream interface is stalled indefinitely. In this case, you must clear the source of the stall, since it is not possible to abort a transfer when it has started.

Standard usage models

This section describes the recommended usage model for the TMC in several operating modes.

Circular Buffer mode

The recommended standard usage model in this mode is as follows:

1. Wait until TMCReady is equal to one.
2. Program the MODE Register for Circular Buffer mode.
3. Program the FFCR Register. Arm recommends that you set the TrigOnTrigIn, FOnTrigEvt, StopOnFl, EnTI, and EnFt bits. This enables formatting, inserting a trigger when a trigger is observed on **TRIGIN**, and following a delay corresponding to the value of the TRG Register, flushing and then stopping the TMC.
4. Program the TRG Register, to control the amount of buffer to be dedicated to the period after a trigger is observed.
5. Set the TraceCaptEn bit in the CTL Register. This starts the trace session.
6. Wait until TMCReady is equal to one. This indicates that the trace session is over.
7. Read the contents of the trace buffer by performing successive reads to the RRD Register, until the value 0xFFFFFFFF is returned.
8. Clear the TraceCaptEn bit in the CTL Register.

Software FIFO Mode 1

The recommended standard usage model in this mode is as follows:

1. Wait until TMCReady is equal to one.
2. Program the MODE Register for Software FIFO mode.
3. Program the BUFWM Register to the required threshold fill level. You can usually set this register to zero.
4. Set the TraceCaptEn bit in the CTL Register. This starts the trace session.
5. Start reading data from the RRD Register. If the value 0xFFFFFFFF is returned, then no data is available, and the read must be retried. Continue until the trace session is over, for example, following receipt of a trigger in the trace stream.
6. Set the StopOnFl bit in the FFCR Register.
7. Set the FlushMan bit in the FFCR Register. This flushes, then stops the TMC.
8. Read data from the FIFO to get flushed data, retrying when 0xFFFFFFFF is returned, until TMCReady is equal to one. This indicates that all data has been written to the FIFO.

```
Repeat {
    Read Data from RRD register
    If (Data = 0xFFFFFFFF) {
        Read TMCReady from STS register
        If (TMCReady = 1) {
            Stop
        }
    } else {
        Add Data to the end of the trace
    }
}
```

9. Read the remaining data from the FIFO, stopping when 0xFFFFFFFF is returned. This indicates that the FIFO is empty.
10. Clear the TraceCaptEn bit in the CTL Register.

Software FIFO Mode 2

The recommended standard usage model in this mode is as follows:

1. Wait until TMCReady is equal to one.
2. Program the MODE Register for Software FIFO mode 2.
3. Program the BUFWM Register to the required threshold fill level. You can usually set this register to zero.
4. Set the TraceCaptEn bit in the CTL Register. This starts the trace session.
5. Wait until TMCReady bit is 1 in the STS Register.
6. Read data directly from memory. Reading data from the RRD Register always returns value 0xFFFFFFFF and does not affect the RRP Register.
7. After having read data directly from memory increment RRP by writing to the RURP Register. Continue until the trace session is over, for example, following receipt of a trigger in the trace stream.
8. Set the StopOnFl bit in the FFCR Register.
9. Set the FlushMan bit in the FFCR Register. This flushes, then stops the TMC.

- Read data directly from memory to get flushed data and increment RRP by writing to the RURP Register, until TMCReady is equal to one. This indicates that all data has been written to the FIFO.

```

minBytes = 4 * 1024
dba = Read value of DBA registers
rsz = Read value of RSZ register
Repeat {
  rwp = Read value of RWP registers
  rrp = Read value of RRP registers
  if (rwp > rrp) {
    numBytes = rwp - rrp
  } else if (rwp < rrp) {
    numBytes = rsz - rrp + rwp
  } else if (rwp == rrp) {
    If (STS.Full == 1) {
      numBytes = rsz
    } else {
      numBytes = 0
    }
  }
}
Alternatively calc numBytes = 4 * Read value of CBUFLEVEL
register

If (TMCReady or numBytes >= minBytes) {
  Read numBytes Bytes of Data directly from AXI memory
  Add Data to the end of the trace
  Write numBytes to RURP register
}
If (TMCReady) {
  Stop
}

```

- Clear the TraceCaptEn bit in the CTL Register.

Hardware FIFO mode

The recommended standard usage model in this mode is as follows:

- Wait until TMCReady is equal to one.
- Program the MODE Register for Hardware FIFO mode.
- Program the FFCR Register, setting the EnFT and EnTI bits. It is not usually necessary to set any other bits in this mode, because the trace sink performs flush and stop control.
- Program the BUFWM Register to the required threshold fill level. You can usually set this register to zero.
- Set the TraceCaptEn bit in the CTL Register.
- The TMC is now operating in Hardware FIFO mode. Wait until the trace session is over, for example because the trace sink has stopped.
- Set the StopOnFl bit in the FFCR Register.
- Set the FlushMan bit in the FFCR Register. This flushes, then stops the TMC.
- Wait until TMCReady is equal to one. The TMC is now empty.
- Clear the TraceCaptEn bit in the CTL Register.

Formatter and stop sequence

When EnFt in the FFCR is set, formatting is enabled.

For more information about the formatting protocol, see the *CoreSight Architecture Specification*.

Depending on the configuration of the TMC, trace might be written up to 256 bits at a time. Additionally, when the formatter is enabled by setting the EnFt bit in the FFCR, a whole number of frames must be written. When stopping trace capture, the TMC pads the end of the trace so that every byte of trace that has been accepted by the TMC is written.

————— **Note** —————

The stop sequence might be longer than required to meet the rules, to simplify the implementation.

Formatter enabled

If the formatter is enabled when trace capture is stopped, then the traces are padded in the formatted frames with additional bytes of data with a value of $0x00$ and an ID of $0x00$, until the following conditions are met:

- A whole number of frames have been generated.
- The trace is aligned to the memory width. This means that if the ATB interface is configured to 128 bits, then a multiple of two frames has been generated to meet the 256-bit memory width.

In Hardware FIFO mode, the ATB master interface does not generate any additional traces at the end of trace. However, all trace stored internally is flushed out of the TMC when trace capture is stopped.

Formatter disabled

Disabling the formatter is deprecated, and is supported in Circular Buffer mode only.

If the formatter is disabled when trace capture is stopped, then the trace is padded with additional bytes so that the precise end of the trace can be determined, as follows:

- a single byte of value $0x01$, to indicate the position of the last byte before the stop sequence
- zero or more bytes of $0x00$, to align to the memory width.

Trigger, flush, and stop events

The *Formatter and Flush Control Register* (FFCR) includes controls for the following:

- enabling the formatter to wrap data from multiple trace sources into frames CoreSight Architecture Specification v1.0 describes
- the insertion of trigger markers into the formatted trace stream
- when to stop trace capture
- when to perform a flush
- draining the trace buffer when in Circular Buffer mode and in the Stopped state.

In Hardware FIFO mode and Software FIFO mode, setting the following bits of the FFCR results in Unpredictable behavior:

- TrigOnTrigEvt
- StopOnTrigEvt
- FOnTrigEvt.

TRIGIN and ATB slave interface trigger

The following figure shows the actions taken when an event is sampled on **TRIGIN**, or a packet is accepted on the ATB slave interface when ATID is equal to $0x7D$.




Figure 4-15 Actions taken on input trigger

Flush and stop

The Trigger Event is one of several events that can cause various kinds of flush, stop the TMC, and cause additional trigger insertion.

The following table shows how the TMC response to these events.

Table 4-1 Event generation

Event	MODE	Outcome
In ETF configuration, a flush request on the ATB master interface	CB or SWF	Acknowledged immediately, and otherwise is ignored.
	HWF	Flush the trace sources that feed the TMC, and the contents of the TMC.

Table 4-1 Event generation (continued)

Event	MODE	Outcome
FlushMan or (FOnFlIn & FLUSHIN)	CB	Flush the trace sources that feed the TMC. If TrigOnFl is set in the FFCR, insert a trigger. If StopOnFl is set in the FFCR, stop trace capture.
	HWF	Flush the trace sources that feed the TMC. If TrigOnFl is set in the FFCR, insert a trigger. If StopOnFl is set in the FFCR, stop trace capture.
	SWF	Flush the trace sources that feed the TMC, and ensure that the flushed trace is ready to be read by subsequent reads of the RRD register. If TrigOnFl is set in the FFCR, insert a trigger. If StopOnFl is set in the FFCR, stop trace capture.
Trigger Event	CB	If StopOnTrigEvt is set in the FFCR, then stop trace capture. If StopOnTrigEvt is not set in the FFCR: <ul style="list-style-type: none"> • Insert a trigger if TrigOnFl is set in the FFCR. • Stop trace capture if StopOnFl is set in the FFCR.
	HWF or SWF	Ignored.
TraceCaptEn bit cleared during trace capture	Any	Stop trace capture immediately. The captured trace is lost.

Note

The TMC always outputs any outstanding triggers in the trace before completing a flush or stopping trace capture. A rapid stream of triggers on **TRIGIN** or on the ATB slave interface can cause the flush or stop to be delayed.

Common usage

Many bits can be set simultaneously, leading to a wide range of programming settings, not all of which are useful.

In practice, the most common setting in Circular Buffer mode is to set the TrigOnTrigIn, FOnTrigEvt, StopOnFl, EnTI and EnFt bits in the FFCR.

1. Wait for a trigger.
2. Insert a trigger into the trace stream.
3. Count down the trigger counter.
4. Flush.
5. Stop trace capture.

4.9 About the Trace Port Interface Unit

An external *Trace Port Analyzer* (TPA) captures trace data when the TPIU drives the external pins of a trace port.

The TPIU does the following:

- Coordinates stopping trace capture when a trigger is received.
- Inserts source ID information into the trace stream so that trace data can be re-associated with its trace source. The operation of the trace formatter is described in the *CoreSight™ Architecture Specification*.
- Outputs the trace data over trace port pins.
- Outputs patterns over the trace port so that a TPA can tune its capture logic to the trace port, maximizing the speed at which trace can be captured.

This section contains the following subsections:

- [4.9.1 Clocks and resets](#) on page 4-77.
- [4.9.2 Functional interfaces](#) on page 4-77.
- [4.9.3 Trace out port](#) on page 4-78.
- [4.9.4 traceclk alignment](#) on page 4-78.
- [4.9.5 tracectl removal](#) on page 4-78.
- [4.9.6 tracectl encoding](#) on page 4-79.
- [4.9.7 Trace port triggers](#) on page 4-79.
- [4.9.8 Programming the TPIU for trace capture](#) on page 4-79.
- [4.9.9 Example configuration scenarios](#) on page 4-80.
- [4.9.10 TPIU pattern generator](#) on page 4-82.

4.9.1 Clocks and resets

The clock and reset signals of the TPIU are **clk**, **tranclock_in**, **reset_n**, and **treset_n**.

The TPIU includes an asynchronous bridge between the **traceclk_in** clock domain and the rest of the design.

An external APB asynchronous bridge can be used to bridge to another clock domain if necessary.

4.9.2 Functional interfaces

This section describes the functional interfaces of the TPIU.

The functional interfaces are:

- ATB slave interface, for receiving trace data.
- APB slave interface, for accessing the TPIU registers.
- Trace out port, for connecting to the external trace port pins.
- **trigin** and **flushin** event interfaces. These implement synchronizers so that they can be connected to a CTI in a different clock domain.

The TPIU also supports the **extctlin[7:0]** and **extctlout[7:0]** signals. These signals are designed to enable debug tools to multiplex the pins used by the trace out port with other functions.

The following figure shows the external connections of the TPIU.




Figure 4-16 Trace Port Interface Unit block diagram

4.9.3 Trace out port

This section provides information about the trace out port signals.

Signals of the trace out port

The following table summarizes the trace out port signals.

Table 4-2 Trace out port signals

Name	Type	Description
traceclk	Output	Output clock, that the TPA uses to sample the other pins of the trace out port. This signal runs at half the speed of traceclk_in , and data is valid on both edges of this clock.
tracedata[31:0]	Output	Output data. A system might not connect all the bits of this signal to the trace port pins. The connection depends on the number of pins available and the bandwidth that is required to output trace.
tracectl	Output	Signal to support legacy TPAs which cannot support formatter operation in continuous mode. Connection of this signal to a pin is optional.

For information on the configuration tie-off signals, see the *Arm® CoreSight™ SoC-600 Configuration and Integration Manual*.

4.9.4 traceclk alignment

The TPIU does not offset the edges of **traceclk** from the edges of the trace data signals **tracedata** and **tracectl**. For compatibility with the maximum number of TPAs, Arm recommends you delay **tracectl** so its edges are in the middle of the stable phases of the data signals.

Arm recommends that, to support the widest range of targets at the maximum speed, TPAs support systems with a variety of alignments of **traceclk** relative to the data signals, including systems where edges of **traceclk** occur at the same time as transitions of the data signals.

4.9.5 tracectl removal

The TPIU supports **traceclk** + **tracedata** + **tracectl**, with a minimum **tracedata** width of 2, and **traceclk** + **tracedata**, with a minimum data width of 1.

The chosen mode depends on the connected trace port analyzer or capture device. Legacy capture devices use the control pin to indicate when there is valid data to capture. Newer capture devices can use more pins for data and do not require a reserved **tracectl** pin.

If support for legacy TPAs is not required, it is not necessary to implement the **tracectl** pin. This design choice must be reflected by the value of **tpctl**.

4.9.6 tracectl encoding

When **tracectl** is implemented and bypass or normal mode is selected in the Formatter and Flush Control Register, the encodings of **tracectl** and **tracedata[1:0]** are designed to be backwards compatible with systems designed without CoreSight, where a trace port is driven by a single ETM.

The encodings indicate to the TPA:

- Whether the trigger has occurred. This can be used by the TPA to stop trace capture, when the TPA is responsible for stopping trace capture.
- Whether to capture data from the trace port in this cycle.

4.9.7 Trace port triggers

The TPIU trace port is backwards compatible with non-CoreSight systems where a single ETM drives the trace port. Compatibility is achieved when **tracectl** is implemented and bypass or normal mode is selected in the Formatter and Flush Control Register, FFCR.

The trigger is an indication to the TPA to stop trace capture. In CoreSight systems, the TPIU receives trigger events from trace sources through the cross-triggering system. The TPIU sends a trigger event over the trace out port to the TPA when it is ready for trace capture to stop.

The TPIU might signal a trigger as a result. This trigger can be:

- Directly from an event such as a pin toggle from the CTI.
- A delayed event such as a pin toggle that has been delayed coming through the Trigger Counter Register.
- The completion of a flush.

The following table extends the ETMv3 specification on how a trigger is represented.

Table 4-3 CoreSight representation of triggers

tracectl	tracedata		Trigger	Capture	Description
	[1]	[0]	Yes/No	Yes/No	
0	x	x	No	Yes	Normal trace data
1	0	0	Yes	Yes	Trigger packet ^a
1	1	0	Yes	No	Trigger
1	x	1	No	No	Trace disable

Correlation with avalid

When the TPIU receives a trigger signal, it can request a flush of all trace components through the ATB slave interface.

This flush request depends on the settings in the Formatter and Flush Control Register. The flush request causes all information around the trigger event to be flushed from the system before normal trace information is resumed. The flush ensures that all information that is related to the trigger is output before the TPA, or other capture device, is stopped.

With FOnTrig set to 1, it is possible to indicate the trigger on completion of the flush routine. Knowing the trigger ensures that if the TPA stops the capture on a trigger, the TPA gets all historical data relating to the trigger.

4.9.8 Programming the TPIU for trace capture

The following points must be considered when programming the TPIU registers for trace capture.

^a The trigger packet encoding is not generated by the TPIU.

- TPAs that are only capable of operation with **tracectl** must only use the formatter in either bypass or normal mode, not in continuous mode.
- Arm recommends that, following a trigger event within a multi-trace source configuration, a flush is performed to ensure that all historical information that is related to the trigger is output.
- If Flush on Trigger Event and Stop on Trigger Event options are chosen, then the TPA does not capture any data after the trigger. When the TPIU is instructed to stop, it discards any subsequent trace data, including data returned by the flush. Select Stop on Flush completion instead.
- Multiple flushes can be scheduled using Flush on Trigger Event, Flush on **flushin**, and manual flush. When one of these requests is made, it masks more requests of the same type. This masking means that repeated writing to the manual flush bit does not schedule multiple manual requests unless each is permitted to complete first.
- Unless multiple triggers are required, it is not advisable to set both Trigger on Trigger Event and Trigger on Flush Completion, if Flush on Trigger Event is also enabled. In addition, if Trigger on **trigin** is enabled with this configuration, it can also cause multiple trigger markers from one trigger request.
- Arm recommends that you only enable the pattern generator while the formatter is stopped.

4.9.9 Example configuration scenarios

This section contains example configuration scenarios.

The example scenarios are:

- Capturing trace after an event, and stopping.
- Only indicating triggers, and continuing to flush.
- Multiple trigger indications.
- Independent triggering and flushing.

Capturing trace after an event, and stopping

A minimum amount of time must elapse before a trace capture can be stopped.

The elapsed time between the trigger and the stopping of the trace must be long enough to allow the trace data to progress through the system. Any historical information, relating to previous events, must have been emitted.

The following figure shows a possible time-line of events where an event of interest, referred to as a trigger event, causes some trace to be captured. When the trace has been captured, the trace capture device can be stopped.




Figure 4-17 Capturing trace after an event and stopping

When one trace source is used, there is no need to flush the system. Instead, the length of the trigger counter delay can be increased to enable more trace to be generated, effectively pushing out historical information.

The trigger event at time t_1 is signaled to the TPIU through the cross-triggering system. The trace source that generated the trigger event might also embed some trigger information in its trace stream at this point.

The TPA only registers a trigger at time t3, when it is safe to stop trace capture. If the TPIU is in bypass or normal mode, it embeds a trigger in the formatted trace stream at time t3, and signals a trigger on **tracectl**.

In the figure, the action that causes trace capture to be stopped at time t3 can be one of the following:

- The TPA can watch for a trigger to be indicated through **tracectl** and stop.
- The TPA can watch for a trigger to be indicated in the **tracedata** stream, using continuous mode without the requirement for **tracectl**.
- The TPIU can automatically stop trace after it has signaled the trigger to the TPA.

Only indicating triggers, and continuing to flush

You can indicate a trigger at the soonest possible moment, and cause a flush, while at the same time permitting externally requested flushes.

This ability enables trace around a key event to be captured, and all historical information to be stored within a period immediately following the trigger. Use a secondary event to cause regular trace flushes.

Multiple trigger indications

Sending a trigger to external tools can have extra consequences apart from stopping trace capture.

For example, this can be in cases where the events immediately before the trigger might be important, but only a small buffer is available. In this case, uploads to a host computer for decompression can occur, reducing the amount of trace data that is stored in the TPA. This procedure is also useful where the trigger originated from a device that is not directly associated with a trace source, and is a marker for a repeating interesting event.

The following figure shows multiple trigger indications from flushes.




Figure 4-18 Multiple trigger indications from flushes

Independent triggering and flushing

The TPIU has separate inputs for flushes and triggers.

Although flushes can generate triggers, and triggers generate flushes, there might be a requirement to keep them separate. A timing block that is connected to a CTI can provide a consistent flow of new information through the Trace Out port by scheduling a regular flush. These regular events must not be marked in the trace stream as triggers.

Special events coming through the CTI that require a marker must be passed through the **trigin** pin. These events can either be indicated immediately or, as the following figure shows, they can be delayed through other flushes and then indicated to the TPA.




Figure 4-19 Independent triggering during repeated flushes

4.9.10 TPIU pattern generator

A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences.

Analysis of the output can indicate whether it was possible to increase or, for reliability, to decrease the trace port clock speed. To ensure reliable data capture, the patterns can be used to determine the timing characteristics. The patterns can also be used for measuring the timing characteristics on the data channels to the TPA to determine whether data can be captured reliably.

————— **Note** —————

Arm recommends that you only enable the pattern generator while the formatter is stopped.

Pattern generator modes of operation

To enable various metrics to be determined, several patterns are supported.

The metrics can include:

- Timing between pins.
- Data edge timing.
- Voltage fluctuations.
- Ground bounce.
- Cross talk.

When examining the trace port, you can choose from the following pattern modes:

Timed

Each pattern runs for a programmable number of **traceclk_in** cycles. After completing the programmed number of cycles, the pattern generator unit reverts to an off state where normal trace is output, assuming trace output is enabled.

The first thing that the trace port outputs after returning to normal trace is a synchronization packet. This behavior is useful with special trace port analyzers and capture devices that are aware of the pattern generator. The TPIU can be set to a standard configuration that the capture device expects. The preset test pattern can then be run, after which the TPA is calibrated ready for normal operation. The TPIU switches to normal operation automatically, without the requirement to reprogram the TPIU.

Continuous

The selected pattern runs continuously until manually disabled. This behavior is primarily intended for manual refinement of electrical characteristics and timing.

Off

When neither of the other two modes is selected, the device reverts to outputting any trace data. After timed operation finishes, the pattern generator reverts to the off mode.

Supported options

Patterns operate over all the **tracedata** pins for a given port width setting.

Test patterns are aware of port sizes and always align to **tracedata[0]**. Walking bit patterns wrap at the highest data pin for the selected port width even if the device has a larger port width available. Also, the alternating patterns do not affect disabled data pins on smaller trace port sizes.

Walking 1s

All output pins are clear, with only a single bit set at a time, tracking across every **tracedata** output pin.

This pattern can be used to watch for data edge timing, synchronization, high-voltage level of logic 1, and cross talk against adjacent wires. Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.

Walking 0s

All output pins are set, with only a single bit cleared at a time, tracking across every **tracedata** output pin.

Like the walking 1s, walking 0s can be used to watch for data edge timing, synchronization, low voltage level of logic 0, cross talk, and ground lift.

Alternating 55/AA pattern

Alternate **tracedata** pins are set with the others clear. This alternates every cycle with the sequence starting with **tracedata[0]** set to 55 pattern = `0b0101_0101`, followed by **tracedata[1]** set to AA pattern = `0b1010_1010`.

The pattern repeats over the entire selected bus width. This pattern can be used to check voltage levels, cross talk, and data edge timing.

Alternating FF/00 pattern

On each clock cycle, the **tracedata** pins are either all set FF pattern or all cleared `0x00` pattern. This sequence of alternating the entire set of data pins is a good way to check the power supply stability to the TPIU and the final pads, because of the stresses the drivers are under.

4.10 CoreSight Address Translation Unit

The purpose of the `css600_catu` *CoreSight Address Translation Unit* (CATU) is to translate addresses between an AXI master and system memory.

The CATU is normally used along with the TMC to implement scattering of virtual trace buffers in physical memory.

The CATU translates contiguous *Virtual Addresses* (VAs) from an AXI master into non-contiguous *Physical Addresses* (PAs) that are intended for system memory.

The following figure shows the external connections on the CoreSight Address Translation Unit.




Figure 4-20 `css600_catu` logical connections

This section contains the following subsections:

- [4.10.1 CATU interfaces on page 4-84.](#)
- [4.10.2 Software interfaces on page 4-85.](#)
- [4.10.3 Initializing the CATU on page 4-89.](#)
- [4.10.4 Reprogramming the CATU on page 4-90.](#)
- [4.10.5 Error handling on page 4-90.](#)
- [4.10.6 Unpredictable behavior on page 4-90.](#)

4.10.1 CATU interfaces

The CATU has the following interfaces.

Low-Power interface

The CATU has a Q-Channel Low-Power interface for clock gating.

See the *Arm® AMBA® Low Power Interface Specification* for more information.

APB slave

The APB interface is used for programming the registers.

The interface is compliant with the AMBA APB4 protocol. The interface only supports 32-bit-wide accesses.

See the *Arm® AMBA® APB Protocol Specification Version 2.0* for more information.

AXI master

The AXI master interface can be connected to an AXI interconnect for accessing system memory through a memory controller. The interface can also be connected directly to any other AXI slave in the system.

The AXI master interface complies with the AMBA 4 AXI4 protocol. See the *Arm® AMBA® AXI and ACE Protocol Specification* for more information.

In Pass-through mode, all AXI transactions that are received on the AXI slave interface go to the AXI master interface without any modification.

In Translate mode, the interface issues internally generated read transactions to fetch translation data. See [Scatter list on page 4-85](#) for more information.

AXI slave

The AXI slave interface can be connected to an AXI interconnect. The interface can also be connected directly to any other AXI master in the system.

The AXI slave interface complies with the AMBA 4 AXI4 protocol. See the *Arm® AMBA® AXI and ACE Protocol Specification* for more information.

The following optional features of the AXI protocol specification are not supported:

- AXI out of order transaction model: Ports **AWID**, **ARID**, **WID**, **RID**, and **BID** are not implemented. All write transactions are expected to complete in order.
- AXI4 *Quality of Service* (QoS) signaling: Ports **AWQOS** and **ARQOS** are not implemented.
- Multiple-region signaling: Ports **AWREGION** and **ARREGION** are not implemented.
- User-defined signaling: Ports **AWUSER**, **ARUSER**, **WUSER**, **RUSER**, and **BUSER** are not implemented.

Interrupt

The CATU generates an error interrupt when the incoming AXI address transaction is not in the valid address range and the interrupt is enabled.

See [Interrupt enable register, *IRQEN* on page 9-726](#) for more information.

The interrupt signal remains asserted while the CATU is enabled. Disabling the CATU, by setting **CONTROL.ENABLE** to 0, is the only way to clear the interrupt signal.

Authentication

The Authentication interface provides connections for the CoreSight Authentication signals.

There are two signals, **dbgen** and **spiden** that are both required to enable Secure AXI debug accesses. If **dbgen** is used on its own, that is **dbgen** = 1 and **spiden** = 0, then only Non-secure AXI debug accesses are allowed.

————— **Note** —————

The **dbgen** and **spiden** authentication signals must not be changed unless the CATU slave interface has no outstanding transactions, that is when **STATUS.READY** == 1.

See the *Arm® CoreSight™ Architecture Specification v2.0* for more information.

4.10.2 Software interfaces

Software can interact with the CATU through:

- A set of control and status registers. See [9.17 *css600_catu introduction* on page 9-721](#) for more information.
- A scatter list of memory-based data structures that define physical addresses.

Scatter list

The CATU uses a scatter list in memory to find the addresses of pages of memory to use for trace storage.

All the physical memory pages that are made available for trace data storage are 4KB. Each entry in the scatter list points to one of these 4KB pages.

The scatter list comprises a series of 4KB address regions, each region split into 2 × 2KB subpages. The base address of the scatter list is defined in the [Scatter List Address High register, *SLADDRHI* on page 9-728](#) and [Scatter List Address Low register, *SLADDRLO* on page 9-727](#). At reset, the

INADDRHI and INADDRLO registers contain a VA reference to the physical address that is defined in the SLADDRHI and SLADDRLO registers.

Each bottom 2KB subpage holds up to 256 64-bit physical addresses, each one pointing to a 4KB trace storage page in physical memory. Each top 2KB subpage holds only two addresses - the address of the next linked list and the address of the previous linked list. The address of the next linked list is the last entry in a 4KB list of pages, and the address of the previous linked list is the last-but-one entry. The total VA space that is covered by any 4KB scatter list is 256 entries × 4KB pages = 1MB.

Scatter list address format

Each entry in the bottom 2KB subpage link list is made up as follows:




Figure 4-21 Structure of addresses that are used in VA → PA translation

The addresses are used as follows:

1. The top [VA_ADDR_MAX:20] bits of the virtual address are used to locate the required 4KB list of 4KB page physical addresses.
2. Bits[19:12] of the VA are used as an index into the selected 4KB list to locate the 4KB page physical address.
3. The page physical address is extracted from the list and bits[11:1] of the PA are replaced with the same bits from the VA.
4. Bit[0] of the PA is used to indicate whether this page address is valid.

Note

You must program the valid bit, bit[0], in the PAs for all addresses, including the addresses of the previous and next link lists that are contained in each of the top 2KB subpages. If a scatter list walk reads in a scatter list entry that does not have the valid bit set, then it is assumed that the top address page has been reached.

The following figure shows the overall structure of the scatter list.




Figure 4-22 Scatter list structure

Programming the scatter list walker

The scatter list walker receives translation requests from the translation control block and initiates an AXI transaction to read entries from the scatter list. It generates translation responses after the AXI read response is received.

The scatter list walker is initialized when the CATU is enabled in translate mode. During initialization, internal *Translation Lookaside Buffers* (TLBs) are populated by fetching the translation values stored at SLADDR over the AXI master interface. TLBs cache recently accessed address translations.

The scatter list forms a double-linked list. This double-linked list ensures that the list itself is not larger than 4KB, and that the list can be walked through in both directions.

The translation control block is responsible for controlling the address translation. In the event of a failed lookup in the TLB, translation requests are sent to the scatter list walker. There are two types of translation request:

TLB update

In the case of a write address, the scatter list walker generates a read request for the current and the next page address. After receiving the read response, it generates a translation response and the WR and WR_NEXT TLB entries are filled.

In the case of a read address, the scatter list walker generates a read request for the current page address. After receiving the read response, it generates a translation response and the RD TLB entry is filled.

TLB prefetch

In this case, the scatter list walker generates a read request for the next page only. After receiving the read response, the WR_NEXT TLB entry is updated.

The AXI AR channel **cache** and **prot** signals are set according to the *AXICTRL* on page 9-725 register.

Address validation

The input address registers define the lower boundary of the valid address range.

The input address registers are *INADDRHI* on page 9-730 and *INADDRLO* on page 9-729.

If the VA is less than the address that is defined in the input address registers, then the CATU sets the status bit STATUS.ADDRERR. If the interrupt is enabled, the CATU also generates an interrupt to indicate an address error.

The scatter list walker iterates through the table until the correct translation is found or an invalid entry is hit. When the scatter list walker returns an entry with valid == 0, then the upper bound has been reached. In this case, if enabled, an interrupt is generated, the CATU sets the status bit STATUS.ADDRERR, and the out-of-range incoming transaction gets an error response.

The following figure shows the address validation.




Figure 4-23 Address validation

4.10.3 Initializing the CATU

The CATU operates when it is initialized and enabled.

To initialize the CATU:

1. Set CONTROL.ENABLE = 0.
2. Set STATUS.READY = 1.
3. Initialize the scatter list in system memory. This step is not required if the CATU is in Bypass mode. See [Scatter list on page 4-85](#) for more information.
4. Set up the CATU registers shown in the following table.
5. Set CONTROL.ENABLE = 1.

The following table shows the registers that must be initialized before the CATU is enabled.

Table 4-4 Registers that must be initialized

Address	Register	Description
0x004	MODE	Mode register
0x008	AXICTRL	AXI control register
0x00C	IRQEN	Interrupt enable register
0x020	SLADDRLO	Scatter list address low register
0x024	SLADDRHI	Scatter list address high register
0x028	INADDRLO	Input address low register
0x02C	INADDRHI	Input address high register

4.10.4 Reprogramming the CATU

You might have to reprogram the CATU.

To reprogram the CATU:

1. Set CONTROL.ENABLE = 0 to disable the CATU.
2. Wait until STATUS.READY == 1.
3. Change the scatter list in system memory, if necessary.
4. Reconfigure the registers that are shown in [4.10.3 Initializing the CATU on page 4-89](#).
5. Set CONTROL.ENABLE = 1 to enable the CATU.

When CONTROL.ENABLE is changed from 0 to 1:

- The scatter list walker is initialized.
- The TLB is initialized.
- When the CATU is in Translate mode, STATUS.AXIERR and STATUS.ADRERR are cleared.

When CONTROL.ENABLE is changed from 1 to 0:

- The **addrerr** interrupt signal is cleared.
- The AXI Slave interface returns an error response for any incoming transaction.
- The Address pipeline is drained.
- The CATU waits for all outstanding AXI transactions on the AXI Master interface to complete, but ignores all received responses.
- The TLB is cleared.
- STATUS.READY is set to 1 when the following are both true:
 - There are no outstanding AXI transactions.
 - There are no ongoing translations, translation requests, or TLB updates.

————— **Note** —————

The AXI Slave interface returns an error response for any incoming transaction until CONTROL.ENABLE == 1.

4.10.5 Error handling

The CATU can generate two types of error: VA and AXI.

Both of these errors are visible in the STATUS register as STATUS.ADRERR and STATUS.AXIERR. A VA error also results in an **addrerr** interrupt assertion IRQEN.IRQEN is set.

When an error is discovered, either by the processor receiving an interrupt or a read of the STATUS register showing an error, follow the steps in [4.10.4 Reprogramming the CATU on page 4-90](#).

4.10.6 Unpredictable behavior

Certain scenarios result in unpredictable behavior.

They are:

- Not writing the MODE, AXICTRL, IRQEN, SLADDRLO, SLADDRHI, INADDRLO, and INADDRHI control registers before setting CONTROL.ENABLE.
- Writing an invalid value to any of the AXICTRL, SLADDRLO, SLADDRHI, INADDRLO, or INADDRHI registers.
- Not correctly setting up the scatter list before setting CONTROL.ENABLE.

Chapter 5

Timestamp components functional description

This chapter describes the functionality of the timestamp components.

It contains the following sections:

- *5.1 Timestamp generator* on page 5-92.
- *5.2 Timestamp replicator* on page 5-93.
- *5.3 Timestamp interpolator* on page 5-94.
- *5.4 Narrow timestamp asynchronous bridge* on page 5-95.
- *5.5 Narrow timestamp synchronous bridge* on page 5-97.
- *5.6 Narrow timestamp decoder* on page 5-99.
- *5.7 Narrow timestamp encoder* on page 5-100.
- *5.8 Narrow timestamp replicator* on page 5-101.

5.1 Timestamp generator

The `css600_tsgen` timestamp generator is used to generate a 64-bit rolling time for distribution to other CoreSight components that are used to align trace information.

The timestamp generator has two APB interfaces: a read-only interface for reading the counter value and management registers, and a programming interface.

The counter in the timestamp generator also has the following key features:

- It runs at a constant clock frequency, regardless of the power and clocking state of the processor cores that are using it.
- When enabled and running, it can increment by 1 only.
- The counter continues to run in all levels of power down, other than when the system is turned off.
- The counter starts from 0.
- The counter value can be read using a 32-bit read on an APB interface.
- The counter value can be written only when it is either halted or disabled.
- When the system is halted as a result of debug, the counter can be programmed to either halt or continue incrementing.

The following figure shows the external connections on the Timestamp generator.




Figure 5-1 `css600_tsgen` logical connections

5.2 Timestamp replicator

The `css600_tsreplicator` is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for `css600_tsreplicator`.

Use the `css600_tsreplicator` to connect a single *Wide Timestamp* (WTS) master interface to multiple WTS slave interfaces. This is useful when you distribute WTS to multiple slaves in the same clock domain without the additional logic cost of a *Narrow Timestamp* (NTS) solution, and where the wire count of WTS is acceptable.

The following figure shows the external connections on the Timestamp replicator.




Figure 5-2 `css600_tsreplicator` logical connections

5.3 Timestamp interpolator

The timestamp interpolator increases the resolution of a timestamp.

The interpolator shifts the input timestamp left by 8 bits, and uses the extra low-order bits to provide a more accurate timestamp value. The greater accuracy is achieved by monitoring changes to the input timestamp value over time to predict how fast it counts.

The following figure shows the external connections on the Timestamp interpolator.




Figure 5-3 css600_tsintp logical connections

This section contains the following subsections:

- [5.3.1 Functional interface on page 5-94.](#)
- [5.3.2 Low-Power Interface on page 5-94.](#)
- [5.3.3 Limitations on page 5-94.](#)

5.3.1 Functional interface

The timestamp interpolator adjusts to changes in the rate of the incoming timestamp.

The interpolator ensures that the interpolated timestamp never counts backwards, and pauses incrementing the interpolated timestamp if it gets ahead of the input timestamp value.

5.3.2 Low-Power Interface

The timestamp interpolator has a Low-Power Interface to manage power reduction using high-level clock gating.

If the clock to the interpolator must be gated off, then the clock controller must use the *Low-Power Interface* (LPI). When the interpolator exits the low-power state, it automatically recalculates the interpolation ratio before advancing the interpolated timestamp.

5.3.3 Limitations

Use of the timestamp interpolator is subject to some limitations.

The limitations are:

- The timestamp interpolator must not be used in the timestamp network that is used to distribute processor time.
- There must be only one timestamp interpolator between the timestamp generator and a component that receives the timestamp.

5.4 Narrow timestamp asynchronous bridge

The `css600_ntsasynbridge` narrow timestamp asynchronous bridge enables the transfer of timestamp information across asynchronous clock and power domains.

The narrow timestamp asynchronous bridge has the following key features:

- Supports asynchronous clock domain crossing.
- Narrow timestamp master and slave interfaces.
- Three LPIs for slave and master clock and power management.

The following figure shows the external connections on the narrow timestamp asynchronous bridge.




Figure 5-4 `css600_ntsasynbridge` logical connections

This section contains the following subsections:

- [5.4.1 Operation on page 5-95.](#)
- [5.4.2 Low-power features on page 5-95.](#)
- [5.4.3 Timestamp protection from slow clock on page 5-96.](#)

5.4.1 Operation

The bridge implements an internal buffer to pass timestamp messages between the two clock domains so that the timestamp resolution is maintained.

When the master interface of the bridge is running at a slower clock speed than the slave interface, the bridge discards some timestamp packets. The bridge ensures that the packets that remain convey the same time information, but incrementing in larger steps with lower resolution.

5.4.2 Low-power features

The narrow timestamp asynchronous bridge supports two power domains.

Q-Channel Low Power interfaces are provided to ensure that:

- Timestamp interconnect behaves correctly when power is removed and reapplied.
- Downstream decoders are resynchronized when the domain is powered up again.

When a low-power request is issued to the bridge by driving `pwr_qreq_n` LOW, the bridge:

- Drives `tssyncready` HIGH so that the clock can be stopped without affecting the rest of the system.
- Discards any timestamp messages that are in the internal buffer. Clocks for both sides of the bridge must continue running until the powerdown request is acknowledged.
- Brings the internal logic of the bridge to a safe state for one side to be powered down without the other.

When a powerup request is issued to the bridge by driving `pwr_qreq_n` HIGH, the bridge sends a resynchronization event through the narrow timestamp master interface so that downstream components synchronize to the correct timestamp value.

The bridge does not implement an automatic wake and therefore does not have a `qactive` signal on the power LPI. It always accepts requests to power down.

Each clock has an LPI for managing power reduction using high-level clock gating. If other components in the same part of the timestamp network are clock gated, the bridge can also be independently clock gated.

Before gating a clock, the `clk_s_qreq_n` or `clk_m_qreq_n` signal must be driven LOW and the clock controller must wait for `clk_s_qaccept_n` or `clk_m_qaccept_n` to go LOW. While clock gated, the bridge ignores all timestamp packets arriving on the slave interface. If a request is made for a power state change using `pwr_qreq_n` to power the master side up or down, then the clock is requested using the `clk_s_qactive` signal.

For more information on the low-power features, see the *Arm®AMBA® Low Power Interface Specification*.

5.4.3 Timestamp protection from slow clock

The bridge is designed to ensure that there is a limit to the deviation in output timestamps when compared to the input.

When the master interface of the bridge is running at a slower clock speed than the slave interface, some values of timestamp are discarded in the bridge. The master interface might always be running at a slower frequency than the slave interface, for example, if the timestamp generator is clocked at a higher frequency than the timestamp destination. Alternatively the master interface might normally be running at a higher frequency than the slave interface, but is occasionally stopped for power-saving purposes. In both of these scenarios, some values of the timestamp are discarded in the bridge.

The bridge ensures that the deviation is limited to the clock ratio rounded up to the next power of 2. For example, for a slave:master clock ratio of 10:1, where the slave interface is running ten times faster than the master interface, the output timestamps are no more than 16 timestamps lower than the input timestamps.

In situations where the master interface clock stops, or is very slow compared to the slave interface clock, the bridge has a mechanism to force an automatic resynchronization if the deviation gets beyond a predetermined limit. This limit is set in the THRESHOLD configuration option.

If the clock to the master interface must be gated off, then the clock controller must use the *Low-Power Interface* (LPI). When the bridge exits the low-power state, it automatically recalculates the interpolation ratio before advancing the interpolated timestamp.

5.5 Narrow timestamp synchronous bridge

The `css600_ntssyncbridge` narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries.

The narrow timestamp synchronous bridge has the following key features:

- Supports synchronous clock domain crossing:
 - SYNC 1:1
 - SYNC 1:n
 - SYNC n:1
- Narrow timestamp master and slave interfaces
- Two LPIs for clock and power management

The following figure shows the external connections on the narrow timestamp synchronous bridge.




Figure 5-5 `css600_ntssyncbridge` logical connections

This section contains the following subsections:

- [5.5.1 Operation on page 5-97.](#)
- [5.5.2 Low-power features on page 5-97.](#)

5.5.1 Operation

The bridge implements a small internal buffer to pass timestamp messages between the two sides so that the timestamp resolution is maintained.

When the master interface of the bridge is running at a slower clock speed than the slave interface, the bridge discards some timestamp packets. The bridge ensures that the packets that remain convey the same time information, but increment in larger steps with lower resolution.

5.5.2 Low-power features

Q-Channel LPIs are provided to ensure that:

- The timestamp interconnect behaves correctly when power is removed and reapplied.
- That the downstream decoders are resynchronized when the domain is powered up again.

When a low-power request is issued to the bridge by driving `pwr_qreq_n` LOW, the bridge:

- Drives `tssyncreadys` HIGH so that the clock can be stopped without affecting the rest of the system.
- Discards any timestamp messages that are in the internal buffer. Clocks for both sides of the bridge must continue running until the powerdown request is acknowledged.
- Brings the internal logic of the bridge to a safe state for power down.

When a powerup request is issued to the bridge by driving `pwr_qreq_n` HIGH, the bridge sends a resynchronization event through the narrow timestamp master interface so that downstream components synchronize to the correct timestamp value.

Both clocks share a single LPI for managing power reduction using high-level clock gating.

Before gating the clocks, the `clk_s_qreq_n` signal must be driven LOW and the clock controller must wait for `clk_s_qaccept_n` to go LOW. While clock gated, the bridge ignores all timestamp packets

arriving on the slave interface. If a request is made for a power state change using **pwr_qreq_n** to power the master side up or down, then the clock is requested using the **clk_s_qactive** signal.

For more information on the Low-power features, see the *Arm®AMBA® Low Power Interface Specification*.

5.6 Narrow timestamp decoder

The `css600_ntsdecoder` converts the narrow timestamp interface and synchronization data back to a 64-bit value, as required by CoreSight trace components.

The component decodes the narrow timestamp interface to a 64-bit wide timestamp signal. After reset, it outputs a value of zero until it has synchronized to the correct timestamp value.

The following figure shows the external connections on the timestamp decoder.



Figure 5-6 `css600_ntsdecoder` logical connections

5.7 Narrow timestamp encoder

The `css600_ntsencoder` converts the 64-bit timestamp value from the timestamp generator to a 7-bit encoded value, called a narrow timestamp.

The narrow timestamp encoder also encodes and sends the timestamp value over a 2-bit synchronization channel.

The following figure shows the external connections on the narrow timestamp encoder.




Figure 5-7 `css600_ntsencoder` logical connections

The `WTimestamp_Slave` interface comprises the 64-bit timestamp value, plus the `tsforcesync` signal. `tsforcesync` is asserted whenever the counter rolls over to zero, or on a successful update of the counter.

5.8 Narrow timestamp replicator

The `css600_ntsreplicator` distributes the encoded timestamp and synchronization data to multiple master interfaces.

The narrow timestamp replicator has the following key features:

- 1:n distribution of narrow timestamp bus.
- Configurable number of narrow timestamp master interfaces between 2 and 16.

The following figure shows the external connections on the narrow timestamp replicator.




Figure 5-8 `css600_ntsreplicator` logical connections

Chapter 6

Embedded Cross Trigger components functional description

This chapter describes the functionality of the *Embedded Cross Trigger* (ECT) components.

It contains the following sections:

- [6.1 About cross triggering](#) on page 6-103.
- [6.2 Event signaling protocol](#) on page 6-104.
- [6.3 Cross Trigger Interface](#) on page 6-105.
- [6.4 Cross Trigger Matrix](#) on page 6-106.
- [6.5 Event Pulse to Event adapter](#) on page 6-107.
- [6.6 Event to Event Pulse adapter](#) on page 6-108.
- [6.7 Event Level asynchronous bridge](#) on page 6-109.
- [6.8 Event Level synchronous bridge](#) on page 6-110.
- [6.9 Event Pulse asynchronous bridge](#) on page 6-111.
- [6.10 Event Pulse synchronous bridge](#) on page 6-112.
- [6.11 Channel Pulse to Channel adapter](#) on page 6-113.
- [6.12 Channel to Channel Pulse adapter](#) on page 6-114.
- [6.13 Channel Pulse asynchronous bridge](#) on page 6-115.
- [6.14 Channel Pulse synchronous bridge](#) on page 6-116.
- [6.15 CTI to STM adapter](#) on page 6-117.

6.1 About cross triggering

The cross-triggering components enable CoreSight components to broadcast events between each other.

Events are distributed as follows:

- Each event type is connected to a trigger input on a *Cross Trigger Interface (CTI)*.
- Each CTI can be programmed to connect each trigger input to each of four channels. If programmed to do so, it causes an event on the corresponding channel when an input event occurs.

CTIs are connected to each other using one or more *Cross Trigger Matrices (CTMs)*, through channel interfaces. When an event occurs on a channel, it is broadcast on that channel to all other CTIs in the system.

Each CTI can be programmed to connect each channel to each of several trigger outputs. If programmed to do so, it causes an event on the trigger output when a channel event occurs.

Each CTI trigger output can be connected to a CoreSight component event input.

Cross triggering can take place between trigger inputs and outputs on a single CTI, or between multiple CTIs. CTIs can be programmed not to broadcast events for selected channels, so that certain events can only trigger output events on the same CTI. Only the CTIs are programmable, not the CTMs.

6.2 Event signaling protocol

The cross-triggering system does not attempt to interpret the events that are signaled through it.

Events between CTI components and debug system components are transmitted using one of three mechanisms.

For CTI input events:

1. The event is signaled as a single-cycle clock pulse - an EventPulse. This option is selected using the CTI event configuration option `EVENT_IN_LEVEL = 0`.
2. The event is signaled from the debug components as a request-acknowledge signal pair and signaled to the CTI input as a single-cycle EventPulse. This option is selected using the CTI event configuration option `EVENT_IN_LEVEL = 0`. Connecting the debug component event request-acknowledge signals to the CTI event input using the master side of an Event Pulse asynchronous bridge.
3. The event is signaled from the debug component as a level sensitive event - an EventLevel. This option is selected using the CTI event configuration option `EVENT_IN_LEVEL = 1`.

For CTI output events:

1. The event is signaled as a single-cycle clock pulse - an EventPulse. This option is selected using the CTI event configuration option `SW_HANDSHAKE = 0`.
2. The event is signaled to the debug components as a request-acknowledge signal pair and signaled from the CTI output as a single-cycle EventPulse. This option is selected using the CTI event configuration option `SW_HANDSHAKE = 0` and connecting the debug component event request-acknowledge signals to the CTI event output using the slave side of an Event Pulse asynchronous bridge.
3. The event is signaled to the debug component as a level sensitive event - an EventLevel. This option is selected using the CTI event configuration option `SW_HANDSHAKE = 1`.

Events are broadcast between CTI and CTM components on the cross-trigger channels as a pulse. When an event passes across a clock domain boundary using an asynchronous bridge, handshaking occurs to ensure that the event lasts for exactly one clock cycle in the destination clock domain.

Each channel is a shared broadcast medium that can carry events from multiple sources going to multiple domains. When a CTI sends events onto a channel, they can coincide with other events on the same channel, so that the events become pulses of more than one clock cycle. This behavior is normal within the cross trigger system.

In usage models that count events that are passed through the cross-triggering system, events that occur close together might be merged into a single event with a single pulse when passed to another clock domain.

6.3 Cross Trigger Interface

The `css600_cti` connects one or more event sources and one or more event destinations to the cross trigger network.

The CTI has the following functional interfaces:

- Up to 32 trigger inputs, enabling events to be signaled to the CTI.
- Up to 32 trigger outputs, enabling the CTI to signal events to other components.
- A channel interface for connecting CTIs together using one or more CTMs.
- An APB interface for accessing the registers of the CTI.
- An Authentication interface for controlling access to certain debug events.
- Eight **asicctrl** signals that can be used to control external multiplexers.

The CTI includes configuration tie-off inputs that enable several trigger input and output types to be connected.

Arm recommends that the CTI that is connected to a processor is disabled before the processor clock is stopped. This operation minimizes the likelihood of unexpected events entering the cross-triggering system or affecting the processor when its clock is restarted. The `CTICONTROL.CTIEN` register bit can be used to disable the CTI globally without changing the event mapping programming.

The following figure shows the external connections on the Cross Trigger Interface.




Figure 6-1 `css600_cti` logical connections

6.3.1 `asicctrl`

The **asicctrl** output of the CTI can be used to control multiplexing on a CTI event input if necessary.

The exact configuration of any external multiplexing is user-defined. Arm does not define any relationship between values that are written to the control register and the actual configuration of the multiplexers.

The system integrator sets the `EXT_MUX_NUM` parameter to indicate the configuration of any external multiplexers. Arm does not specify the usage of the `EXT_MUX_NUM` parameter. See your system integrator for details of the implementation of your specific SoC.

6.4 Cross Trigger Matrix

The `css600_ctm` is used to connect CTI components together in a cross trigger system.

The component is configurable for up to 33 channel interfaces. If more than 33 CTIs must be connected together, then CTMs can be connected together without limitation.

The following figure shows the external connections on the Cross Trigger Matrix.




Figure 6-2 `css600_ctm` logical connections

6.5 Event Pulse to Event adapter

The `css600_eventpulsetoeventadapter` Event Pulse to Event adapter is a wrapper component that instantiates a slave half of a pulse async bridge with a configurable signal width.

The component provides the **req/ack** handshake that is required to interface a SoC-600 event to a legacy CTI, such as one in a CoreSight SoC-400 system.

The following figure shows the external connections on the Event Pulse to Event adapter.




Figure 6-3 `css600_eventpulsetoeventadapter` logical connections

6.6 Event to Event Pulse adapter

The `css600_eventtoeventpulseadapter` Event to Event Pulse adapter is a wrapper component that instantiates a master half of a pulse async bridge with a configurable signal width.

The component provides the **req/ack** handshake that is required to interface a legacy event source to a SoC-600 CTI.

The following figure shows the external connections on the Event to Event Pulse adapter.




Figure 6-4 `css600_eventtoeventpulseadapter` logical connections

6.7 Event Level asynchronous bridge

The `css600_eventlevelasynbridge` Event Level asynchronous bridge is a wrapper component that instantiates a synchronizer.

The bridge is used to pass an event that operates as a level, rather than a pulse, across a clock domain boundary. The bridge can be used, for example, when using the software handshake configuration of a CTI event output, and the resulting event output must cross a clock or power domain boundary to reach its destination.

If more than one signal is to be transported across the same boundary, then the component can be configured for width.

The following figure shows the external connections on the Event Level asynchronous bridge.




Figure 6-5 `css600_eventlevelasynbridge` logical connections

6.8 Event Level synchronous bridge

The `css600_eventlevelsynbridge` Event Level synchronous bridge is a wrapper component that instantiates a register slice as an aid to timing closure on events that must travel a long distance on chip.

If more than one signal is to be transported across the same boundary, then the component is configurable for width.

The following figure shows the external connections on the Event Level synchronous bridge.




Figure 6-6 `css600_eventlevelsynbridge` logical connections

6.9 Event Pulse asynchronous bridge

The `css600_eventpulseasynbridge` Event Pulse asynchronous bridge is used where an event signal, or a group of events, must cross a clock or power domain boundary.

The bridge has the following features:

- Two independent clock domains with any phase or frequency alignment.
- Two independent power domains, either of which can be switched relative to the other.
- Three Q-Channel LPIs for slave side clock, master side clock, and power switching management.
- Two-part meta-component with separate slave and master side components.
- Configurable up to 32-bits wide for transporting multiple events across the same boundary.

The following figure shows the external connections on the Event Pulse asynchronous bridge.




Figure 6-7 `css600_eventpulseasynbridge` logical connections

6.10 Event Pulse synchronous bridge

The `css600_eventpulsesyncbridge` Event Pulse synchronous bridge is used where an event signal, or a group of events, must cross a synchronous clock domain boundary.

The bridge has the following features:

- Two synchronous clock domains with any frequency difference. The clocks must be skew balanced and from a common source so that they are high-level-gated by a common control point.
- Two Q-Channel LPIs for clock and power switching management.
- Two-part meta-component with separate slave and master side components.
- Configurable up to 32 bits wide for transporting multiple events across the same boundary.

The following figure shows the external connections on the Event Pulse synchronous bridge.




Figure 6-8 `css600_eventpulsesyncbridge` logical connections

6.11 Channel Pulse to Channel adapter

The `css600_channelpulsetochanneladapter` Channel Pulse to Channel adapter is a wrapper component that instantiates a slave half of a pulse async bridge with a 4-bit signal width.

The component provides the **req/ack** handshake that is required to interface a SoC-600 CTI or CTM to a legacy CTI or CTM such as one in a CoreSight SoC-400 system.

The following figure shows the external connections on the Channel Pulse to Channel adapter.




Figure 6-9 `css600_channelpulsetochanneladapter` logical connections

6.12 Channel to Channel Pulse adapter

The `css600_channeltochannelpulseadapter` Channel to Channel Pulse adapter is a wrapper component that instantiates a master half of a pulse async bridge with a 4-bit signal width.

The component provides the **req/ack** handshake that is required to interface a SoC-600 CTI or CTM to a legacy CTI or CTM such as one in a CoreSight SoC-400 system.

The following figure shows the external connections on the Channel to Channel Pulse adapter.




Figure 6-10 `css600_channeltochannelpulseadapter` logical connections

6.13 Channel Pulse asynchronous bridge

The `css600_channelpulseasynbridge` Channel Pulse asynchronous bridge is a wrapper component that instantiates a pulse asynchronous bridge with a 4-bit signal path.

The bridge is used to connect a CTI to a CTM, or two CTMs, where the signals must cross a clock or power domain boundary. The bridge has the following features:

- Two independent clock domains with any phase or frequency alignment.
- Two independent power domains, either of which can be switched relative to the other.
- Two-part meta-component with separate slave and master side components.

The following figure shows the external connections on the Channel Pulse asynchronous bridge.




Figure 6-11 `css600_channelpulseasynbridge` logical connections

6.14 Channel Pulse synchronous bridge

The `css600_channelpulsesyncbridge` Channel Pulse synchronous bridge is a wrapper component that instantiates a pulse synchronous bridge with a 4-bit signal path.

The bridge is used to connect a CTI to a CTM, or two CTMs, where the signals must cross a synchronous clock domain boundary. The bridge has the following features:

- Two synchronous clock domains with any frequency difference. The clocks must be skew balanced, and from a common source, so that they are high-level-gated by a common control point.
- Two Q-Channel LPIs for clock and power switching management.
- Two-part meta-component with separate slave and master side components.

The following figure shows the external connections on the Channel Pulse synchronous bridge.




Figure 6-12 `css600_channelpulsesyncbridge` logical connections

6.15 CTI to STM adapter

The `css600_ctitostmadapter` is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for `css600_ctitostmadapter`.

The `css600_ctitostmadapter` CTI to STM adapter is used to adapt a single event signal to two event inputs of a System Trace Macrocell.

The following figure shows the external connections on the CTI to STM adapter.




Figure 6-13 `css600_ctitostmadapter` logical connections

Chapter 7

Authentication components functional description

This chapter describes the functionality of the authentication components.

It contains the following sections:

- [7.1 Authentication replicator](#) on page 7-119.
- [7.2 Authentication asynchronous bridge](#) on page 7-120.
- [7.3 Authentication synchronous bridge](#) on page 7-121.

7.1 Authentication replicator

The `css600_authreplicator` is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product.

There is no Verilog module for `css600_authreplicator`.

Use the `css600_authreplicator` to connect a single Authentication master interface to multiple Authentication slave interfaces.

The following figure shows the external connections on the Authentication replicator.




Figure 7-1 `css600_authreplicator` logical connections

7.2 Authentication asynchronous bridge

The `css600_authasyncbridge` authentication asynchronous bridge is used where the Authentication interface must cross a clock or power domain boundary.

The bridge contains synchronizers to capture the signals in the receiving clock domain.

The following figure shows the external connections on the Authentication asynchronous bridge.




Figure 7-2 `css600_authasyncbridge` logical connections

7.3 Authentication synchronous bridge

The `css600_authsyncbridge` authentication synchronous bridge is a register slice to aid timing closure for authentication signals that are crossing a large distance across a chip.

The following figure shows the external connections on the Authentication synchronous bridge.




Figure 7-3 `css600_authsyncbridge` logical connections

Chapter 8

Processor Integration Layer components

This chapter gives an overview of the Cortex *Processor Integration Layers* (PILs).

It contains the following sections:

- [8.1 Cortex-A5 PIL overview](#) on page 8-123.
- [8.2 Cortex-A8 PIL overview](#) on page 8-126.
- [8.3 Cortex-A9 PIL overview](#) on page 8-128.
- [8.4 Cortex-R4 PIL overview](#) on page 8-132.
- [8.5 Cortex-R5 PIL overview](#) on page 8-134.
- [8.6 Cortex-M0 PIL overview](#) on page 8-136.
- [8.7 Cortex-M3 PIL overview](#) on page 8-138.
- [8.8 Cortex-M4 PIL overview](#) on page 8-140.

8.1 Cortex-A5 PIL overview

This section describes the Cortex-A5 *Processor Integration Layer* (PIL).

The Cortex-A5 PIL provides a configurable example integration of the processor and several tightly coupled debug components.

The Cortex-A5 PIL is configurable and consists of the following:

- A ROM table.
- An APB subsystem.
- A *Cross Trigger Matrix* (CTM).
- Logic that enables sharing an ETM trace unit between several processors.
- Zero to four *Cross Trigger Interfaces* (CTIs), referred to as CTI0, CTI1, CTI2, and CTI3.
- Zero to four *Embedded Trace Macrocell* (ETM) trace units, referred to as ETM0, ETM1, ETM2, and ETM3.
- A Cortex-A5 uniprocessor, referred to as Processor0, or a Cortex-A5 MPCore processor with up to four processors, referred to as Processor0, Processor1, Processor2, and Processor3.

The Cortex-A5 PIL has the following interfaces:

- APB debug.
- A CTI channel.
- Zero to four ATB trace outputs.
- One or two AXI interfaces for connection to the memory system.
- *Accelerator Coherency Port* (ACP) to provide memory coherency between each processor in the Cortex-A5 PIL and an external master.

The following figure shows a block diagram of the Cortex-A5.




Figure 8-1 Cortex-A5 PIL block diagram

This section contains the following subsections:

- [8.1.1 Cortex-A5 PIL CoreSight component identification on page 8-124.](#)
- [8.1.2 Cortex-A5 PIL Debug memory map on page 8-125.](#)

8.1.1 Cortex-A5 PIL CoreSight component identification

CoreSight components have several IDs that identify the components.

The following table shows the CoreSight™ ID register reset values for the components present within the Cortex-A5 PIL. See the *Arm® CoreSight™ Architecture Specification v3.0* for information on the CoreSight ID scheme.

Table 8-1 Cortex-A5 PIL CoreSight ID register reset values

PID	CID	DevType	DevArch	Revision	Component
0x00000004002BB4A5	0xB105900D	0x00	0x47700AF7	r0p1	css600_cortexa5integrationcs ROM Table
0x00000004002BB955	0xB105900D	0x13	0x00000000	r0p2	Cortex-A5 ETM
0x00000004001BB9ED	0xB105900D	0x14	0x47701A14	r0p1	css600_cti
0x00000004001BB9A5	0xB105900D	0x16	0x00000000	r0p1	Cortex-A5 PMU
0x00000004001BBC05	0xB105900D	0x15	0x00000000	r0p1	Cortex-A5 Debug

8.1.2 Cortex-A5 PIL Debug memory map

The debug components in the Cortex-A5 PIL share memory space with the processor system.

paddrdbg[31] is inverted and mapped to **paddrdbg[17]** inside the PIL. The following tables show the locations of the Cortex-A5 PIL CoreSight components.

See the *Arm® CoreSight™ Architecture Specification v3.0* for information on the CoreSight ID scheme.

Table 8-2 Cortex-A5 PIL debug memory map

APB address range	Components	Comments
0x00000000-0x00000FFF	ROM table	Start of external view of debug memory space
...
0x00010000-0x00010FFF	Processor 0 debug components	The processor internally uses paddrdbg[12] to separate debug from the PMU
0x00012000-0x00012FFF	Processor 0 PMU	-
0x00013000-0x00013FFF	Processor 1 debug components	-
...
0x00017000-0x00017FFF	Processor 3 PMU	-
0x00018000-0x00018FFF	CTI0	There is one CTI for each processor
...
0x0001B000-0x0001BFFF	CTI3	-
0x0001C000-0x0001CFFF	ETM0	There is one ETM for each processor, or one shared ETM for all processors
...
0x0001F000-0x0001FFFF	ETM3	-
0x00020000-0x00020FFF	Internal view of ROM table	Start of internal debug view of debug memory space
0x00030000-0x00030FFF	Processor 0 debug components	Location for self hosted debug access to processor debug components
0x00031000-0x00031FFF	Processor 0 PMU	Internal view
...
0x0003F000-0x0003FFFF	ETM3	Internal view

8.2 Cortex-A8 PIL overview

This section describes the Cortex-A8 *Processor Integration Layer* (PIL).

The Cortex-A8 PIL consists of the following:

- An *Embedded Trace Macrocell* (ETM).
- A *Cross Trigger Interface* (CTI).
- A ROM table that enables automatic detection of the debug APB memory map.
- Various processor debug components.

The Cortex-A8 PIL has the following interfaces:

- Debug APB.
- ATB trace.
- CTI channel.
- Authentication.

The following figure shows a block diagram of the Cortex-A8.




Figure 8-2 Cortex-A8 PIL block diagram

This section contains the following subsections:

- [8.2.1 Cortex-A8 PIL CoreSight component identification on page 8-126.](#)
- [8.2.2 Cortex-A8 PIL Debug memory map on page 8-127.](#)

8.2.1 Cortex-A8 PIL CoreSight component identification

CoreSight components have several IDs that identify the components.

The following table shows the CoreSight ID register reset values for the components present within the Cortex-A8 PIL. See the *Arm® CoreSight™ Architecture Specification v3.0* for information on the CoreSight ID scheme.

Table 8-3 Cortex-A8 PIL CoreSight ID register reset values

PID	CID	DevType	DevArch	Revision	Component
0x00000004001BB4A8	0xB105900D	0x00	0x47700AF7	r0p1	css600_cortexa8integrationcs ROM Table
0x00000004206BB921	0xB105900D	0x13	0x00000000	r0p0	Cortex-A8 ETM

Table 8-3 Cortex-A8 PIL CoreSight ID register reset values (continued)

PID	CID	DevType	DevArch	Revision	Component
0x00000004206BB922	0xB105900D	0x14	0x00000000	r0p0	Cortex-A8 CTI
0x00000004206BBC08	0xB105900D	0x15	0x00000000	r0p2	Cortex-A8 Debug

8.2.2 Cortex-A8 PIL Debug memory map

The debug components in the Cortex-A8 PIL share memory space with the processor system.

paddrdbg[31] is inverted and mapped to **paddrdbg[17]** inside the PIL. The following tables show the locations of the Cortex-A8 PIL CoreSight components.

See the *Arm® CoreSight™ Architecture Specification v3.0* for information on the CoreSight ID scheme.

Table 8-4 Cortex-A8 PIL debug memory map

APB address range	Components	Comments
0x00000000-0x00000FFF	ROM table	Start of external view of debug memory space
...
0x00010000-0x00010FFF	Processor debug components	A single 4KB block is used in the Cortex-A8 processor
...
0x00018000-0x00018FFF	CTI	One CTI is present inside the processor
...
0x0001C000-0x0001CFFF	ETM	One optional ETM is present inside the processor
...
0x00020000-0x00020FFF	Internal view of ROM table	Start of internal debug view of debug memory space
0x00030000-0x00030FFF	Processor debug components	Location for self hosted debug access to processor debug components
...
0x0003C000-0x0003CFFF	ETM	Internal view

8.3 Cortex-A9 PIL overview

This section describes the Cortex-A9 *Processor Integration Layer* (PIL).

The Cortex-A9 PIL consists of the following:

- Up to four *Program Trace Macrocells* (PTMs).
- Up to four *Cross Trigger Interfaces* (CTIs).
- A *Cross Trigger Matrix* (CTM).
- A ROM table that enables automatic detection of the debug APB memory map.
- Various processor debug components.

The Cortex-A9 PIL has the following interfaces:

- APB debug.
- Authentication.
- CTI channel.
- Up to four ATB trace outputs.
- Up to two AXI *Snoop Control Unit* (SCU) masters.
- Up to two AXI processor masters.
- AXI slave.
- *Design For Test* (DFT).
- Timestamp.
- *Memory Built-in Self Test* (MBIST).

The following figure shows a block diagram of the Cortex-A9.




Figure 8-3 Cortex-A9 PIL block diagram

This section contains the following subsections:

- [8.3.1 Cortex-A9 PIL CoreSight component identification on page 8-129.](#)
- [8.3.2 Cortex-A9 PIL Debug memory map on page 8-130.](#)

8.3.1 Cortex-A9 PIL CoreSight component identification

CoreSight components have several IDs that identify the components.

paddrdbg[31] is inverted and mapped to **paddrdbg[17]** inside the PIL. The following table shows the CoreSight ID register reset values for the components present within the Cortex-A9 PIL.

Table 8-5 Cortex-A9 PIL CoreSight ID register reset values

PID	CID	DevType	DevArch	Revision	Component
0x0000002001BB4A9	0xB105900D	0x00	0x47700AF7	r0p0	css600_cortexa9integrationscs ROM Table
0x0000004001BB950	0xB105900D	0x13	0x00000000	r0p0	Cortex-A9 PTM
0x0000004001BB9ED	0xB105900D	0x14	0x47701A14	r0p1	css600_cti

Table 8-5 Cortex-A9 PIL CoreSight ID register reset values (continued)

PID	CID	DevType	DevArch	Revision	Component
0x00000004000BB9A0	0xB105900D	0x16	0x47701A14	r4p1	Cortex-A9 PMU
0x00000004000BBC09	0xB105900D	0x15	0x47701A14	r4p1	Cortex-A9 Debug

See the *Arm® CoreSight™ Architecture Specification v3.0* for information on the CoreSight ID scheme.

8.3.2 Cortex-A9 PIL Debug memory map

The debug components in the Cortex-A9 PIL share memory space with the processor system.

The following table shows the locations of the Cortex-A9 PIL CoreSight components.

Table 8-6 Cortex-A9 PIL debug memory map

APB address range	Components	Comments
0x00000000-0x00000FFF	ROM table	Start of external view of debug memory space.
...
0x00010000-0x000101FF, or 0x00010000-0x000103FF, or 0x00010000-0x000107FF	Processor 0 debug components	Depending on the multiprocessor configuration, the debug components occupy a memory space as follows: Single processor 13 bits, 8KB. Two processors 14 bits, 16KB. Three or four processors 15 bits, 32KB.
...
0x00018000-0x00018FFF	CTI0	Always present.
0x00019000-0x00019FFF	CTI1	Present if two or more processors are present.
0x0001A000-0x0001AFFF	CTI1	Present if three or more processors are present.
0x0001B000-0x0001BFFF	CTI3	Present if four processors are present.
0x0001C000-0x0001CFFF	PTM0	Present if PTM is configured.
0x0001D000-0x0001DFFF	PTM1	Present if PTM configured and processor 1 is present and no PTM sharing.
0x0001E000-0x0001EFFF	PTM2	Present if PTM configured and processor 2 is present and no PTM sharing.
0x0001F000-0x0001FFFF	PTM3	Present if PTM configured and processor 3 is present and no PTM sharing.
0x00020000-0x00020FFF	Internal view of ROM table	Start of internal debug view of debug memory space.
0x00030000-0x000301FF, or 0x00030000-0x000303FF, or 0x00030000-0x000307FF	Processor debug components	Location self hosted debug access to processor debug components. Same dependencies on configuration as external view.

Table 8-6 Cortex-A9 PIL debug memory map (continued)

APB address range	Components	Comments
...
0x0003F000-0x0003FFFF	PTM3	Location of self-hosted access to PTM3.

8.4 Cortex-R4 PIL overview

This section describes the Cortex-R4 *Processor Integration Layer* (PIL).

The Cortex-R4 PIL integrates the Cortex-R4 processor with:

- ETM-R4.
- A *Cross Trigger Interface* (CTI).
- A ROM table that enables automatic detection of the debug APB memory map.

All of the non-debug interfaces of the processor are exposed at the top-level of the PIL. The address buses for the AXI-slave interface are 32 bits wide on the Cortex-R4 PIL, but only 23 bits wide on the Cortex-R4 processor. The PIL does not use the top nine bits of these buses. Other non-debug interfaces are the same as on the processor. The processor documentation describes these interfaces.

The Cortex-R4 PIL has the following interfaces:

- AXI slave.
- TCM ports.
- AXI master.
- APB debug.
- Authentication.
- ATB trace output.
- Configuration signals.
- Test and MBIST signals.
- VIC interface and interrupt signals.
- Miscellaneous status and control.

The PIL contains a single APB debug interface that can be asynchronous to the processor clock. It has one ATB trace output interface and an authentication interface. The following figure shows the Cortex-R4 PIL.




Figure 8-4 Cortex-R4 PIL block diagram

This section contains the following subsections:

- [8.4.1 Cortex-R4 PIL CoreSight component identification on page 8-133.](#)
- [8.4.2 Cortex-R4 PIL Debug memory map on page 8-133.](#)

8.4.1 Cortex-R4 PIL CoreSight component identification

CoreSight components have several IDs that identify the components.

The following table shows the CoreSight ID register reset values for the components present within the Cortex-R4 PIL.

Table 8-7 Cortex-R4 PIL CoreSight ID register reset values

PID	CID	DevType	DevArch	Revision	Component
0x00000002001BB4B4	0xB105900D	0x00	0x47700AF7	r0p0	css600_cortexr4integrationcs ROM Table
0x00000004003BB930	0xB105900D	0x13	0x00000000	r0p0	Cortex-R4 ETM
0x00000004001BB9ED	0xB105900D	0x14	0x47701A14	r0p0	css600_cti
0x00000004000BBC14	0xB105900D	0x15	0x00000000	r1p4	Cortex-R4 Debug

See the *Arm® CoreSight™ Architecture Specification v3.0* for information on the CoreSight ID scheme.

8.4.2 Cortex-R4 PIL Debug memory map

The debug components in the Cortex-R4 PIL share memory space with the processor system.

The following tables show the locations of the Cortex-R4 PIL CoreSight components.

Table 8-8 Cortex-R4 PIL debug memory map

APB address range, PADDRDBG[16:0]	Components
0x00000-0x00FFF	ROM table
0x10000-0x10FFF	Cortex-R4 processor
0x18000-0x18FFF	CTI
0x1C000-0x1CFFF	ETM-R4

8.5 Cortex-R5 PIL overview

This section describes the Cortex-R5 *Processor Integration Layer* (PIL).

The Cortex-R5 PIL integrates the Cortex-R5 processor. The Cortex-R5 processor might include one or two processors. The PIL also integrates:

- Up to two *Embedded Trace Macrocells* (ETMs) - one ETM-R5 for each processor, or a single ETM-R5 shared between two processors, or no ETM-R5 at all.
- One *Cross Trigger Interface* (CTI) for each processor.
- A ROM table that enables automatic detection of the debug APB memory map.

All of the non-debug interfaces of the processor are exposed at the top-level of the PIL. The processor documentation describes these interfaces.

The Cortex-R5 PIL has the following interfaces:

- APB debug.
- ATB trace output.
- Authentication.
- AXI master.
- AXI slave.
- VIC interface and interrupt signals.
- TCM ports.
- Test and MBIST signals.
- Configuration signals.
- Miscellaneous status and control.

The PIL contains a single APB debug interface that can be asynchronous to the processor clock. It has one ATB trace output interface and an authentication interface. The following figure shows the Cortex-R5 PIL.




Figure 8-5 Cortex-R5 PIL block diagram

This section contains the following subsections:

- [8.5.1 Cortex-R5 PIL CoreSight component identification on page 8-135.](#)
- [8.5.2 Cortex-R5 PIL Debug memory map on page 8-135.](#)

8.5.1 Cortex-R5 PIL CoreSight component identification

CoreSight components have several IDs that identify the components.

The following table shows the CoreSight ID register reset values for the components present within the Cortex-R5 PIL. See the *Arm® CoreSight™ Architecture Specification v3.0* for information on the CoreSight ID scheme.

Table 8-9 Cortex-R5 PIL CoreSight ID register reset values

PID	CID	DevType	DevArch	Revision	Component
0x00000002001BB4B1	0xB105900D	0x00	0x47700AF7	r0p0	css600_cortexr5integrationcs ROM Table
0x00000004000BB931	0xB105900D	0x13	0x00000000	r0p0	Cortex-R5 ETM
0x00000004001BB9ED	0xB105900D	0x14	0x47701A14	r0p0	css600_cti
0x00000004000BBC15	0xB105900D	0x15	0x00000000	r1p2	Cortex-R5 Debug

8.5.2 Cortex-R5 PIL Debug memory map

The debug components in the Cortex-R5 PIL share memory space with the processor system.

The following tables show the locations of the Cortex-R5 PIL CoreSight components.

Table 8-10 Cortex-R5 PIL debug memory map

APB address range, PADDRDBG[16:0]	Components
0x00000-0x00FFF	ROM table
0x10000-0x10FFF	Cortex-R5 processor0
0x12000-0x12FFF	Cortex-R5 processor1, if present
0x18000-0x18FFF	CTI for processor0
0x19000-0x19FFF	CTI for processor1, if present
0x1C000-0x1CFFF	ETM for processor0, or shared ETM
0x1D000-0x1DFFF	ETM for processor1, if not shared

8.6 Cortex-M0 PIL overview

The Cortex-M0 *Processor Integration Layer* (PIL) consists of the following:

- A Cortex-M0 processor.
- An optional *Wake up Interrupt Controller* (WIC).
- A ROM table to identify the PIL contents.
- A *Cross Trigger Interface* (CTI) for debug event communication.

The Cortex-M0 PIL has the following interfaces:

- An AHB-Lite master interface that connects to the system *Network Interconnect* (NIC).
- An AHB slave interface that connects to the AHB-AP port of the CoreSight DAP.
- An AHB slave interface for accessing the CTI and ROM table.
- Processor-specific signals such as interrupt signals, system control signals, and status signals.

The following figure shows a block diagram of the Cortex-M0.




Figure 8-6 Cortex-M0 PIL block diagram

This section contains the following subsections:

- [8.6.1 Cortex-M0 PIL CoreSight component identification on page 8-136.](#)
- [8.6.2 Cortex-M0 PIL Debug memory map on page 8-137.](#)

8.6.1 Cortex-M0 PIL CoreSight component identification

CoreSight components have several IDs that identify the components.

The following table shows the CoreSight ID register reset values for the components present within the Cortex-M0 PIL. See the *Arm® CoreSight™ Architecture Specification v3.0* for information on the CoreSight ID scheme.

Table 8-11 Cortex-M0 PIL CoreSight ID register reset values

PID	CID	DevType	DevArch	Revision	Component
0x00000004001BB4C2	0xB105900D	0x00	0x47700AF7	r0p0	css600_cortexm0integrationcs ROM Table
0x00000004000BB008	0xB105E00D	0x00	0x00000000	r0p0	Armv6M <i>System Control Space</i> (SCS)
0x00000004000BB00A	0xB105E00D	0x00	0x00000000	r0p0	Armv6M <i>Data Watchpoint and Trace</i> (DWT)
0x00000004000BB00B	0xB105E00D	0x00	0x00000000	r0p0	Armv6M <i>FlashPatch and Breakpoint</i> (FPB)
0x00000004001BB9ED	0xB105900D	0x14	0x47701A14	r0p0	css600_cti

8.6.2 Cortex-M0 PIL Debug memory map

The debug components in the Cortex-M0 PIL share memory space with the processor system.

You must build your system level interconnect so that the PIL *Debug Component Slave* (DCS) AHB-Lite port is accessed for the address ranges of the PIL components.

The following table shows the locations of the Cortex-M0 PIL CoreSight components.

Table 8-12 Cortex-M0 PIL debug memory map

Address range	Components
0xF0000000-0xF000FFFF	PIL primary ROM table
0xF0001000-0xF0001FFF	CTI

8.7 Cortex-M3 PIL overview

The Cortex-M3 *Processor Integration Layer* (PIL) consists of the following:

- A processor that has an *Instrumentation Trace Macrocell* (ITM) and AHB-(AP).
- An optional *Wakeup Interrupt Controller* (WIC).
- A ROM table that connects to the processor through a *Private Peripheral Bus* (PPB).
- An ETM trace unit that connects to the processor.
- A CTI for debug event communication.

The Cortex-M3 PIL supports the following external interfaces:

- AHB-Lite interfaces:
 - I-Code.
 - D-Code.
 - System.
- Two ATB interfaces that connect to the CoreSight subsystem.
- An APB interface for adding debug components to the PPB.
- An APB interface that connects to the debug port in the CoreSight subsystem.
- Processor-specific signals such as interrupt signals, system control signals, and status signals.

The following figure shows a block diagram of the Cortex-M3 PIL.




Figure 8-7 Cortex-M3 PIL block diagram

This section contains the following subsections:

- [8.7.1 Cortex-M3 PIL CoreSight component identification on page 8-138.](#)
- [8.7.2 Cortex-M3 PIL Debug memory map on page 8-139.](#)

8.7.1 Cortex-M3 PIL CoreSight component identification

CoreSight components have several IDs that identify the components.

The following table shows the CoreSight ID register reset values for the components present within the Cortex-M3 PIL. See the *Arm® CoreSight™ Architecture Specification v3.0* for information on the CoreSight ID scheme.

Table 8-13 Cortex-M3 PIL CoreSight ID register reset values

PID	CID	DevType	DevArch	Revision	Component
0x00000004000BB9E5	0xB105900D	0x00	0x47700A47	r0p0	css600_apv1adapter
0x00000004001BB4C5	0xB105900D	0x00	0x47700AF7	r0p0	css600_cortexm3integrationcs ROM Table
0x00000004000BB000	0xB105E00D	0x00	0x00000000	r0p0	Armv7M <i>System Control Space</i> (SCS)
0x00000004003BB002	0xB105E00D	0x00	0x00000000	r0p0	Arm v7M <i>Data Watchpoint and Trace</i> (DWT)
0x00000004002BB003	0xB105E00D	0x00	0x00000000	r0p0	Arm v7M <i>FlashPatch and Breakpoint</i> (FPB)
0x00000004003BB001	0xB105E00D	0x00	0x00000000	r0p0	Armv7M <i>Instrumentation Trace Macrocell</i> (ITM)
0x00000004003BB924	0xB105900D	0x13	0x00000000	r0p0	Cortex-M3 ETM
0x00000004001BB9ED	0xB105900D	0x14	0x47701A14	r0p0	css600_cti

8.7.2 Cortex-M3 PIL Debug memory map

The debug components in the Cortex-M3 PIL share memory space with the processor system. Part of the system memory is allocated to the *Private Peripheral Bus* (PPB).

The following tables show the locations of the Cortex-M3 PIL CoreSight components.

Table 8-14 External PPB division

Address range	Components
0xE0041000-0xE0041FFF	ETM trace unit
0xE0042000-0xE0042FFF	CTI
0xE00FF000-0xE00FFFFF	ROM table
0xE0040000-0xE0040FFF	External PPB expansion bus. In a standard single processor Cortex-M3 system, the Cortex-M3 TPIU uses this space
0xE0043000-0xE00FEFFF	External PPB expansion bus

Table 8-15 Internal PPB division

Address range	Section	Components
0xE0000000-0xE003FFFF	Internal PPB	<p>These components are:</p> <ul style="list-style-type: none"> • <i>Instrumentation Trace Macrocell</i> (ITM). • <i>Data Watchpoint and Trace</i> (DWT). • <i>Flash Patch and Breakpoint</i> (FPB). • <i>System Control Space</i> (SCS) including for example: <ul style="list-style-type: none"> — <i>Nested Vectored Interrupt Controller</i> (NVIC). — SysTick. — <i>Memory Protection Unit</i> (MPU).
0xE0040000-0xE00FFFFF	External PPB	<p>These components are:</p> <ul style="list-style-type: none"> • ROM table. • <i>Embedded Trace Macrocel</i> (ETM) trace unit. • <i>Cross Trigger Interface</i> (CTI).

8.8 Cortex-M4 PIL overview

The Cortex-M4 *Processor Integration Layer* (PIL) consists of the following:

- A processor that has an *Instrumentation Trace Macrocell* (ITM) and *Advanced High-performance Bus* (AHB)-*Access Port* (AP).
- An optional *WakeUp Interrupt Controller* (WIC).
- A ROM table that connects to the processor through a *Private Peripheral Bus* (PPB).
- An *Embedded Trace Macrocell* (ETM) trace unit that connects to the processor.
- A CTI for debug event communication.

The Cortex-M4 PIL supports the following external interfaces:

- AHB-Lite interfaces:
 - I-Code.
 - D-Code.
 - System.
- Two *Advanced Trace Bus* (ATB) interfaces that connect to the CoreSight subsystem.
- An *Advanced Peripheral Bus* (APB) interface for adding debug components to the PPB.
- An APB interface that connects to the debug port in the CoreSight subsystem.
- Processor-specific signals such as interrupt signals, system control signals, and status signals.

The following figure shows a block diagram of the Cortex-M4 PIL.




Figure 8-8 Cortex-M4 PIL block diagram

This section contains the following subsections:

- [8.8.1 Cortex-M4 PIL CoreSight component identification on page 8-140.](#)
- [8.8.2 Cortex-M4 PIL Debug memory map on page 8-141.](#)

8.8.1 Cortex-M4 PIL CoreSight component identification

CoreSight components have several IDs that identify the components.

The following table shows the CoreSight ID register reset values for the components present within the Cortex-M4 PIL. See the *Arm® CoreSight™ Architecture Specification v3.0* for information on the CoreSight ID scheme.

Table 8-16 Cortex-M4 PIL CoreSight ID register reset values

PID	CID	DevType	DevArch	Revision	Component
0x00000004000BB9E5	0xB105900D	0x00	0x47700A47	r0p0	css600_apv1adapter
0x00000004001BB4C6	0xB105900D	0x00	0x47700AF7	r0p0	css600_cortexm4integrationcs ROM Table
0x00000004000BB00C	0xB105E00D	0x00	0x00000000	r0p0	Armv7M <i>System Control Space</i> (SCS)
0x00000004003BB002	0xB105E00D	0x00	0x00000000	r0p0	Armv7M <i>Data Watchpoint and Trace</i> (DWT)
0x00000004002BB003	0xB105E00D	0x00	0x00000000	r0p0	Armv7M <i>Flash Patch and Breakpoint</i> (FPB)
0x00000004003BB001	0xB105E00D	0x00	0x00000000	r0p0	Armv7M <i>Instrumentation Trace Macrocell</i> (ITM)
0x00000004000BB925	0xB105900D	0x13	0x00000000	r0p0	Cortex-M4 ETM
0x00000004001BB9ED	0xB105900D	0x14	0x47701A14	r0p0	css600_cti

8.8.2 Cortex-M4 PIL Debug memory map

The debug components in the Cortex-M4 PIL share memory space with the processor system. Part of the system memory is allocated to the *Private Peripheral Bus* (PPB).

The following tables show the locations of the Cortex-M4 PIL CoreSight components.

Table 8-17 External PPB division

Address range	Components
0xE0041000-0xE0041FFF	ETM trace unit
0xE0042000-0xE0042FFF	CTI
0xE00FF000-0xE00FFFFF	ROM table
0xE0040000-0xE0040FFF	External PPB expansion bus. In a standard single processor Cortex-M4 system, the Cortex-M4 TPIU uses this space
0xE0043000-0xE00FEFFF	External PPB expansion bus

Table 8-18 Internal PPB division

Address range	Section	Components
0xE0000000-0xE003FFFF	Internal PPB	<p>These components are:</p> <ul style="list-style-type: none"> • <i>Instrumentation Trace Macrocell</i> (ITM). • <i>Data Watchpoint and Trace</i> (DWT). • <i>Flash Patch and Breakpoint</i> (FPB). • <i>System Control Space</i> (SCS) including for example: <ul style="list-style-type: none"> — <i>Nested Vectored Interrupt Controller</i> (NVIC). — SysTick. — <i>Memory Protection Unit</i> (MPU).
0xE0040000-0xE00FFFFF	External PPB	<p>These components are:</p> <ul style="list-style-type: none"> • ROM table. • <i>Embedded Trace Macrocell</i> (ETM) trace unit. • <i>Cross Trigger Interface</i> (CTI).

Chapter 9

Programmers model

This chapter describes the programmers models for all CoreSight SoC-600 components that have programmable registers.

It contains the following sections:

- [9.1 Components programmers model](#) on page 9-143.
- [9.2 css600_dp introduction](#) on page 9-144.
- [9.3 css600_apbap introduction](#) on page 9-163.
- [9.4 css600_ahbap introduction](#) on page 9-203.
- [9.5 css600_axiap introduction](#) on page 9-243.
- [9.6 css600_apvladapter introduction](#) on page 9-289.
- [9.7 css600_jtagap introduction](#) on page 9-311.
- [9.8 css600_apbrom introduction](#) on page 9-340.
- [9.9 css600_apbrom_gpr introduction](#) on page 9-362.
- [9.10 css600_atbfunnel_prog introduction](#) on page 9-406.
- [9.11 css600_atbreplicator_prog introduction](#) on page 9-444.
- [9.12 css600_tmc_etb introduction](#) on page 9-476.
- [9.13 css600_tmc_etf introduction](#) on page 9-523.
- [9.14 css600_tmc_etr introduction](#) on page 9-576.
- [9.15 css600_tmc_ets introduction](#) on page 9-632.
- [9.16 css600_tpiu introduction](#) on page 9-674.
- [9.17 css600_catu introduction](#) on page 9-721.
- [9.18 css600_tsgen introduction](#) on page 9-753.
- [9.19 css600_cti introduction](#) on page 9-789.

9.1 Components programmers model

The following information applies to the SoC-600 components registers:

- The base address of any component is not fixed, and can be different for any particular system implementation. The offset of each register within a component from the component base address is fixed.
- Do not attempt to access reserved or unused address locations. Attempting to access these locations can result in UNPREDICTABLE behavior.
- Unless otherwise stated in the accompanying text:
 - Do not modify undefined register bits.
 - Ignore undefined register bits on reads.
 - All register bits are reset to the reset value specified in the register summary table for the component.
- Access types are described as follows:

RW	Read and write.
RO	Read only.
WO	Write only.

9.2 css600_dp introduction

This section describes the programmers model of the `css600_dp`.

The register block in the SoC-600 DP is shared between two different protocol engines, the JTAG-DP and the SW-DP.

The DP programmers model consists of the following registers. The programmers model is based on the *Arm® Debug Interface Architecture Specification ADIv6.0*. Because the DP only supports 32-bit addressing, any read to `BASEPTR1` always returns 0 and any writes to `SELECT1` register are ignored.

This section contains the following subsections:

- [9.2.1 Register summary on page 9-144.](#)
- [9.2.2 Register descriptions on page 9-146.](#)

9.2.1 Register summary

The following table shows the registers in offset order from the base memory address.

More than one register can appear at a given address, depending on the value of `SELECT.DPBANKSEL`. The combinations of address offset and `SELECT.DPBANKSEL` value, and whether the register is accessible by the JTAG-DP, SW-DP, or both, are all shown in the following table.

Note

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

A `DPBANKSEL` value containing an 'X' means that the `DPBANKSEL` value is ignored.

Locations that are not listed in the table are Reserved.

Table 9-1 `css600_dp` register summary

Offset	DPBANKSEL	Name	JTAG-DP	SW-DP	Reset	Description
-	X	IDCODE	No	No	0x4BA06477 or 0x4BA07477	<i>JTAG TAP ID Register, IDCODE on page 9-146</i>
-	X	ABORT	No	Yes	0x00000000	<i>AP Abort Register, ABORT on page 9-147</i>
0x000000--	0x0	DPIDR	Yes	Yes	0x4C013477	<i>Debug Port Identification Register, DPIDR on page 9-148</i>
0x0000	0x1	DPIDR1	Yes	Yes	0x000000--	<i>Debug Port Identification Register 1, DPIDR1 on page 9-149</i>
0x00000000	0x2	BASEPTR0	Yes	Yes	0x-----00-	<i>Base Pointer Register 0, BASEPTR0 on page 9-150</i>
0x0000	0x3	BASEPTR1	Yes	Yes	0x00000000	<i>Base Pointer Register 1, BASEPTR1 on page 9-151</i>
0x0004	0x0	CTRLSTAT	Yes	Yes	0x--000000	<i>Control/Status Register, CTRLSTAT on page 9-152</i>
0x0004	0x1	DLCR	No	Yes	0x00000040	<i>Data Link Control Register, DLCR on page 9-154</i>
0x0004	0x2	TARGETID	Yes	Yes	0x-----	<i>Target Identification Register, TARGETID on page 9-155</i>
0x0004	0x3	DLPIDR	Yes	Yes	0x-0000001	<i>Data Link Protocol Identification Register, DLPIDR on page 9-156</i>

Table 9-1 css600_dp register summary (continued)

Offset	DPBANKSEL	Name	JTAG-DP	SW-DP	Reset	Description
0x0004	0x4	EVENTSTAT	Yes	Yes	0x0000000-	<i>Event Status Register, EVENTSTAT on page 9-157</i>
0x0004	0x5	SELECT1	Yes	Yes	0x00000000	<i>Select Register 1, SELECT1 on page 9-158</i>
0x0008	X on reads	RESEND	No	Yes	0x00000000	<i>Read Resend Register, RESEND on page 9-159</i>
0x0008	X on writes	SELECT	Yes	Yes	0x00000000	<i>Select Register, SELECT on page 9-160</i>
0x000C	X on reads	RDBUFF	No	Yes	0x00000000	<i>Read Buffer Register, RDBUFF on page 9-161</i>
0x000C	X on writes	TARGETSEL	No	Yes	0x00000000	<i>Target Selection Register, TARGETSEL on page 9-162</i>

9.2.2 Register descriptions

This section describes the `css600_dp` registers.

[9.2.1 Register summary on page 9-144](#) provides cross references to individual registers.

JTAG TAP ID Register, IDCODE

The IDCODE value enables a debugger to identify the JTAG DP to which it is connected.

JTAG-DP Access is through its own scan-chain using the IDCODE instruction in the JTAG IR. SW-DP There is no IDCODE register in the SW-DP.

The following figure shows the bit assignments.




Figure 9-1 IDCODE register bit assignments

The following table shows the bit assignments.

Table 9-2 IDCODE register bit assignments

Bits	Reset value	Name	Function
[31:28]	0x4	REVISION	Revision. An incremental value starting at 0x0 for the first design of a component. See the <code>css600</code> Component list in Chapter 1 for information on the RTL revision of the component.
[27:20]	IMPLEMENTATION DEFINED	PARTNO	Part Number of the DP. The value depends on the Instruction Register length configuration of the <code>css600_dp</code> : 0xBA06 4-bit IR 0xBA07 8-bit IR
[11:1]	0x23B	DESIGNER	Designer ID based on 11-bit JEDEC JEP106 continuation and identity code 0x23B, Arm Ltd
[0]	0b1	RAO	RAO

See *Arm® Debug Interface Architecture Specification ADIv6.0* for details about accessing the IDCODE value in a JTAG DP.

AP Abort Register, ABORT

The ABORT register drives the **dp_abort** pin on the DP, which goes to APs to abort the current transaction.

JTAG-DP Access is through its own scan-chain using the ABORT instruction in the JTAG IR.

SW-DP Access is by a write to offset 0x0 of the DP register map.

The ABORT register characteristics are:

Attributes

Offset	0x0000
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-2 ABORT register bit assignments

The following table shows the bit assignments.

Table 9-3 ABORT register bit assignments

Bits	Reset value	Name	Function
[4]	0b0	ORUNERRCLR	Write 1 to this bit to clear the CTRLSTAT.STICKYORUN overrun error bit to 0
[3]	0b0	WDERRCLR	Write 1 to this bit to clear the CTRLSTAT.WDATAERR write data error bit to 0
[2]	0b0	STKERRCLR	Write 1 to this bit to clear the CTRLSTAT.STICKYERR sticky error bit to 0
[0]	0b0	ABORTTRANS	Write 1 to this bit to generate an abort. This aborts the current AP transaction

Debug Port Identification Register, DPIDR

The DPIDR provides information about the DP.

The DPIDR register characteristics are:

Attributes

Offset	0x0000
Type	Read-only
Reset	0x4C013477
Width	32

The following figure shows the bit assignments.




Figure 9-3 DPIDR register bit assignments

The following table shows the bit assignments.

Table 9-4 DPIDR register bit assignments

Bits	Reset value	Name	Function
[31:28]	0b0100	REVISION	Revision code: 0b0100 - r0p4
[27:20]	0b11000000	PARTNO	Part Number of the DP
[16]	0b1	MIN	Transaction counter, Pushed-verify, and Pushed-find operations are not implemented
[15:12]	0b0011	VERSION	Version of DP architecture implemented: SoC-600 is DPv3, so the value of this field is 0x3
[11:1]	0b01000111011	DESIGNER	Designer ID based on 11-bit JEDEC JEP106 continuation and identity code: the Arm value is 0x23B for this field
[0]	0b1	RAO	RAO

Debug Port Identification Register 1, DPIDR1

The DPIDR1 register is the extension of DPIDR and provides information about the DP.

The DPIDR1 register characteristics are:

Attributes

Offset	0x0000
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-4 DPIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-5 DPIDR1 register bit assignments

Bits	Reset value	Name	Function
[7]	0b1	ERRMODE	Error reporting mode support: 1 CTRLSTAT.ERRMODE implemented.
[6:0]	IMPLEMENTATION DEFINED	ASIZE	Address size. This defines the size of the address in the SELECT register, and the BASEPTR0 register. Allowed values are: 0x0C 12-bit address 0x14 20-bit address 0x20 32-bit address All other values are reserved. This is an IMPLEMENTATION-DEFINED value that depends on the configuration of the component.

Base Pointer Register 0, BASEPTR0

BASEPTR0 and BASEPTR1 together provide an initial system address for the first component in the system. Typically, this is the address of a top-level ROM table that indicates where APv2 APs are located. The size of the address is defined in DPIDR1.ASIZE, which defines the size of the whole address even though bits [11:0] are always zero, as the minimum address space for each component is 4KB.

The BASEPTR0 register characteristics are:

Attributes

Offset	0x-----00-
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-5 BASEPTR0 register bit assignments

The following table shows the bit assignments.

Table 9-6 BASEPTR0 register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	PTR	Base address bits [31:12] of first component in the system. The address is aligned to a 4KB boundary. This IMPLEMENTATION-DEFINED value depends on the interface tie-off value of baseaddr .
[0]	IMPLEMENTATION DEFINED	VALID	Indicates whether the base address is valid. Depends on the interface tie-off value of baseaddr_valid . 0 No base address specified. PTR is UNKNOWN. 1 Base address is specified in PTR.

Base Pointer Register 1, BASEPTR1

Since the SoC-600 supports 32-bit addressing only, BASEPTR1 always reads 0s.

The BASEPTR1 register characteristics are:

Attributes

Offset	0x0000
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-6 BASEPTR1 register bit assignments

The following table shows the bit assignments.

Table 9-7 BASEPTR1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	PTR	Base address bits [63:32] of first component in the system. Always reads 0s.

Control/Status Register, CTRLSTAT

The Control/Status register provides control of the DP and status information about the DP.

The CTRLSTAT register characteristics are:

Attributes

Offset	0x0004
Type	Read-write
Reset	0x--000000
Width	32

The following figure shows the bit assignments.




Figure 9-7 CTRLSTAT register bit assignments

The following table shows the bit assignments.

Table 9-8 CTRLSTAT register bit assignments

Bits	Reset value	Name	Function
[31]	UNKNOWN	CSYSPWRUPACK	System powerup acknowledge. Status of CSYSPWRUPACK interface signal.
[30]	0b0	CSYSPWRUPREQ	System powerup request. This bit controls the CSYSPWRUPREQ signal on the interface.
[29]	UNKNOWN	CDBGPWRUPACK	Debug powerup acknowledge. Status of CDBGPWRUPACK interface signal.
[28]	0b0	CDBGPWRUPREQ	Debug powerup request. This bit controls the CDBGPRWUPREQ signal on the interface.
[27]	UNKNOWN	CDBGRSTACK	Debug reset acknowledge. Indicates the status of the CDBGRSTACK signal on the interface.
[26]	0b0	CDBGRSTREQ	Debug reset request. This bit controls the CDBGRSTREQ signal on interface.

Table 9-8 CTRLSTAT register bit assignments (continued)

Bits	Reset value	Name	Function
[24]	0b0	ERRMODE	<p>Error Mode.</p> <p>0 Errors on AP transactions set CTRLSTAT.STICKYERR</p> <p>1 Errors on AP transactions do not set CTRLSTAT.STICKYERR</p>
[7]	0b0	WDATAERR	<p>This bit is DATA LINK DEFINED, such that on a JTAG-DP this bit is reserved, RES0, and on an SW-DP this bit is RO. This bit is set to 1 if a Write Data Error occurs. This happens if there is a parity or framing error on the data phase of a write, or a write that has been accepted by the DP is then discarded without being submitted to the AP. On an SW-DP, this bit is cleared to 0 by writing 1 to the ABORT.WDERRCLR bit.</p>
[6]	0b0	READOK	<p>This flag always indicates the response to the last AP read access. This bit is DATA LINK DEFINED. On JTAG-DP, the bit is reserved, RES0, and on SW-DP, access is RO. If the response to the previous AP read or RDBUFF read was OK, then the bit is set to 1. If the response was not OK, then it is cleared to 0.</p>
[5]	0b0	STICKYERR	<p>If an error is returned by an AP transaction, and CTRLSTAT.ERRMODE is b0, then this bit is set to 1. The behavior on writing is DATA LINK DEFINED: On a JTAG-DP, access is R/WIC. On a SW-DP, access is RO/WI.</p> <p>Clearing this bit to 0 is also DATA LINK DEFINED: On a JTAG-DP, the bit is cleared by writing 1 to this bit, or by writing 1 to the ABORT.STKERRCLR field. On SW-DP, the bit is cleared by writing 1 to the ABORT.STKERRCLR field.</p>
[1]	0b0	STICKYORUN	<p>If overrun detection is enabled, this bit is set to 1 when an overrun occurs. The behavior on writing is DATA LINK DEFINED: on a JTAG-DP, access is R/WIC. On a SW-DP, access is RO/WI.</p> <p>Clearing this bit to 0 is also DATA LINK DEFINED: On a JTAG-DP, the bit is cleared by writing 1 to this bit, or by writing 1 to the ABORT.ORUNERRCLR field. On SW-DP, the bit is cleared by writing 1 to the ABORT.ORUNERRCLR field.</p>
[0]	0b0	ORUNDETECT	<p>This bit is set to 1 to enable overrun detection</p>

Data Link Control Register, DLCR

The DLCR controls the operating mode of the Data link. Access to this register is DATA LINK DEFINED. For JTAG-DP, this register is Reserved RES0. For SW-DP, the register is as shown in the following table.

The DLCR register characteristics are:

Attributes

Offset	0x0004
Type	Read-write
Reset	0x00000040
Width	32

The following figure shows the bit assignments.




Figure 9-8 DLCR register bit assignments

The following table shows the bit assignments.

Table 9-9 DLCR register bit assignments

Bits	Reset value	Name	Function
[9:8]	0b00	TURNROUND	Turnaround tristate period: 0x0 1 data period 0x1 2 data periods 0x2 3 data periods 0x3 4 data periods
[6]	0b1	RES1	Reserved, RES1

Target Identification Register, TARGETID

The TARGETID register provides information about the target when the host is connected to a single device.

The TARGETID register characteristics are:

Attributes

Offset	0x0004
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-9 TARGETID register bit assignments

The following table shows the bit assignments.

Table 9-10 TARGETID register bit assignments

Bits	Reset value	Name	Function
[31:28]	IMPLEMENTATION DEFINED	TREVISION	Target revision. The value comes from the tie-off signal targetid[31:28] .
[27:12]	IMPLEMENTATION DEFINED	TPARTNO	Target part number. The value comes from the tie-off signal targetid[27:12] .
[11:1]	IMPLEMENTATION DEFINED	TDESIGNER	Designer ID, based on 11-bit JEDEC JEP106 continuation and identity code. The value comes from the tie-off signal targetid[11:1] .
[0]	0b1	RAO	Reserved, RAO

Data Link Protocol Identification Register, DLPIDR

The DLPIDR provides protocol version information. The contents of this register are DATA LINK DEFINED.

The DLPIDR register characteristics are:

Attributes

Offset	0x0004
Type	Read-only
Reset	0x-00000001
Width	32

The following figure shows the bit assignments.




Figure 9-10 DLPIDR register bit assignments

The following table shows the bit assignments.

Table 9-11 DLPIDR register bit assignments

Bits	Reset value	Name	Function
[31:28]	IMPLEMENTATION DEFINED	TINSTANCE	The instance number for this device. For JTAG-DP: Reserved, RES0, and for SW-DP: The value comes from the tie-off signal instanceid[3:0] . Must be unique in a multi-drop system.
[3:0]	0b0001	PROTVSN	Defines the protocol version that is implemented. For JTAG-DP: 0x1, as JTAG protocol version 1 is implemented, and for SW-DP: 0x1 as SW protocol version 2 is implemented.

Event Status Register, EVENTSTAT

The EVENTSTAT register is used by the system to signal an event to the external debugger.

SoC-600 implements the EVENTSTAT register with top-level input **dp_eventstatus**, connected to an output trigger of a CoreSight *Cross-Trigger Interface* (CTI) with software acknowledge. This input signal **dp_eventstatus** coming from CTI trigout is inverted and synchronized in the DP before it goes to the EVENTSTAT register.

The EVENTSTAT register characteristics are:

Attributes

Offset	0x0004
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.



Figure 9-11 EVENTSTAT register bit assignments

The following table shows the bit assignments.

Table 9-12 EVENTSTAT register bit assignments

Bits	Reset value	Name	Function
[0]	UNKNOWN	EA	Event status flag. Valid values for this bit are: 0 An event requires attention 1 There is no event requiring attention

Select Register 1, SELECT1

The SELECT1 register is not used as CoreSight SoC-600 only supports 32-bit addressing.

The SELECT1 register characteristics are:

Attributes

Offset	0x0004
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-12 SELECT1 register bit assignments

The following table shows the bit assignments.

Table 9-13 SELECT1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	Reserved	Not used

Read Resend Register, RESEND

The RESEND register enables the read data to be recovered from a corrupted debugger transfer without repeating the original AP transfer.

For JTAG-DP, this register is Reserved and any access is RES0. For SW-DP, a read to this register does not capture new data from the AP, but returns the value that was returned by the last AP read or DP RDBUFF read.

The RESEND register characteristics are:

Attributes

Offset	0x0008
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-13 RESEND register bit assignments

The following table shows the bit assignments.

Table 9-14 RESEND register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	RDATA	The register can only be accessed when the DP is in SW-DP configuration. Returns last AP read or DP RDBUFF read.

Select Register, SELECT

The SELECT register selects the DP address bank, and also provides the address for other components in the system, which is used by the APB Master interface on the DP to drive the APB address line.

The address on the address line driven by SELECT register is set at the start of the transfer, and does not change until the next transfer. DPIDR1.ASIZE indicates the width, in bits, of the APB master interface address bus. It is defined by the configuration parameter APB_ADDR_WIDTH. The DP can only issue word-aligned addresses, so **paddr[1:0]** are always zero. Bits [3:2] come from APACC, and higher order bits come from the SELECT register. The size of the address in SELECT is defined in DPIDR1.ASIZE. Unimplemented address bits are WI.

The SELECT register characteristics are:

Attributes

Offset	0x0080
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-14 SELECT register bit assignments

The following table shows the bit assignments.

Table 9-15 SELECT register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	ADDR	Address Output bits [31:4]. Selects a four-word bank of system locations to access. Address bits [3:2] are provided with APACC transactions.
[3:0]	0b0000	DPBANKSEL	Debug Port Address bank select

Read Buffer Register, RDBUFF

The RDBUFF register captures data from the AP, presented as the result of a previous read.

Access to this register is DATA LINK DEFINED. On JTAG-DP, Read Buffer is always RAZ/WI. On SW-DP, the behavior is as follows.

The RDBUFF register characteristics are:

Attributes

Offset	0x000C
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-15 RDBUFF register bit assignments

The following table shows the bit assignments.

Table 9-16 RDBUFF register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	RDATA	<p>Performing a read of the Read Buffer captures data from the AP, presented as the result of a previous read, without initiating a new AP transaction. This means that reading the Read Buffer returns the result of the last AP read access, without generating a new AP access.</p> <p>After you have read the DP Read Buffer, its contents are no longer valid. The result of a second read of the DP Read Buffer returns the result of the last AP read access.</p>

Target Selection Register, TARGETSEL

The TARGETSEL register selects the target device in a Serial Wire Debug multi-drop system. On a JTAG-DP, any access to this register is reserved, RES0. For SW-DP, the register is as shown in the description.

The TARGETSEL register characteristics are:

Attributes

Offset	0x000C
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-16 TARGETSEL register bit assignments

The following table shows the bit assignments.

Table 9-17 TARGETSEL register bit assignments

Bits	Reset value	Name	Function
[31:28]	0b0000	TINSTANCE	SW-DP: Instance number for this device. Must be unique in a multi-drop system. Must match DLPIDR.TINSTANCE.
[27:12]	0x0	TPARTNO	Target part number. Must match TARGETID.TPARTNO.
[11:1]	0b000000000000	TDESIGNER	Designer ID. Must match TARGETID.TDESIGNER.

9.3 css600_apbap introduction

This section describes the programmers model of the css600_apbap.

This section contains the following subsections:

- [9.3.1 Register summary on page 9-163.](#)
- [9.3.2 Register descriptions on page 9-166.](#)

9.3.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

The 8KB memory map contains two views of the registers, one starting at 0x00000000, and the other at 0x00001000. In the case of RW registers, the two views provide independent physical registers. Writing to a RW register in one view does not affect the contents of the same register in the other view. For all read-only registers, the two views provide read access to the same physical register. In this case, reading from either view results in the same data being read.

Table 9-18 css600_apbap - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	DAR0	RW	0x-----	32	<i>Direct Access Register 0, DAR0 on page 9-167</i>
0x0004	DAR1	RW	0x-----	32	<i>Direct Access Register 1, DAR1 on page 9-168</i>
0x0008	DAR2	RW	0x-----	32	<i>Direct Access Register 2, DAR2 on page 9-169</i>
...
0x03FC	DAR255	RW	0x-----	32	<i>Direct Access Register 255, DAR255 on page 9-170</i>
0x0D00	CSW	RW	0x30-000-2	32	<i>Control Status Word register, CSW on page 9-171</i>
0x0D04	TAR	RW	0x-----	32	<i>Transfer Address Register, TAR on page 9-173</i>
0x0D0C	DRW	RW	0x-----	32	<i>Data Read/Write register, DRW on page 9-174</i>
0x0D10	BD0	RW	0x-----	32	<i>Banked Data register 0, BD0 on page 9-175</i>
0x0D14	BD1	RW	0x-----	32	<i>Banked Data register 1, BD1 on page 9-176</i>
0x0D18	BD2	RW	0x-----	32	<i>Banked Data register 2, BD2 on page 9-177</i>
0x0D1C	BD3	RW	0x-----	32	<i>Banked Data register 3, BD3 on page 9-178</i>
0x0D24	TRR	RW	0x00000000	32	<i>Transfer Response Register, TRR on page 9-179</i>
0x0DF4	CFG	RO	0x000101A0	32	<i>Configuration register, CFG on page 9-180</i>
0x0DF8	BASE	RO	0x-----00-	32	<i>Debug Base Address register, BASE on page 9-181</i>

Table 9-18 css600_apbap - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0DFC	IDR	RO	0x24770006	32	Identification Register, IDR on page 9-182
0x0EFC	ITSTATUS	RW	0x00000000	32	Integration Test Status register, ITSTATUS on page 9-183
0x0F00	ITCTRL	RW	0x00000000	32	Integration Mode Control Register, ITCTRL on page 9-184
0x0FA0	CLAIMSET	RW	0x00000003	32	Claim Tag Set Register, CLAIMSET on page 9-185
0x0FA4	CLAIMCLR	RW	0x00000000	32	Claim Tag Clear Register, CLAIMCLR on page 9-186
0x0FB8	AUTHSTATUS	RO	0x000000--	32	Authentication Status Register, AUTHSTATUS on page 9-187
0x0FBC	DEVARCH	RO	0x47700A17	32	Device Architecture Register, DEVARCH on page 9-189
0x0FCC	DEVTYPE	RO	0x00000000	32	Device Type Identifier Register, DEVTYPE on page 9-190
0x0FD0	PIDR4	RO	0x00000004	32	Peripheral Identification Register 4, PIDR4 on page 9-191
0x0FD4	PIDR5	RO	0x00000000	32	Peripheral Identification Register 5, PIDR5 on page 9-192
0x0FD8	PIDR6	RO	0x00000000	32	Peripheral Identification Register 6, PIDR6 on page 9-193
0x0FDC	PIDR7	RO	0x00000000	32	Peripheral Identification Register 7, PIDR7 on page 9-194
0x0FE0	PIDR0	RO	0x000000E2	32	Peripheral Identification Register 0, PIDR0 on page 9-195
0x0FE4	PIDR1	RO	0x000000B9	32	Peripheral Identification Register 1, PIDR1 on page 9-196
0x0FE8	PIDR2	RO	0x0000002B	32	Peripheral Identification Register 2, PIDR2 on page 9-197
0x0FEC	PIDR3	RO	0x00000000	32	Peripheral Identification Register 3, PIDR3 on page 9-198
0x0FF0	CIDR0	RO	0x0000000D	32	Component Identification Register 0, CIDR0 on page 9-199
0x0FF4	CIDR1	RO	0x00000090	32	Component Identification Register 1, CIDR1 on page 9-200
0x0FF8	CIDR2	RO	0x00000005	32	Component Identification Register 2, CIDR2 on page 9-201
0x0FFC	CIDR3	RO	0x000000B1	32	Component Identification Register 3, CIDR3 on page 9-202
0x1000	DAR0	RW	0x-----	32	Direct Access Register 0, DAR0 on page 9-167
0x1004	DAR1	RW	0x-----	32	Direct Access Register 1, DAR1 on page 9-168
0x1008	DAR2	RW	0x-----	32	Direct Access Register 2, DAR2 on page 9-169
...
0x13FC	DAR255	RW	0x-----	32	Direct Access Register 255, DAR255 on page 9-170
0x1D00	CSW	RW	0x30-000-2	32	Control Status Word register, CSW on page 9-171
0x1D04	TAR	RW	0x-----	32	Transfer Address Register, TAR on page 9-173

Table 9-18 css600_apbap - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x1D0C	DRW	RW	0x-----	32	Data Read/Write register, DRW on page 9-174
0x1D10	BD0	RW	0x-----	32	Banked Data register 0, BD0 on page 9-175
0x1D14	BD1	RW	0x-----	32	Banked Data register 1, BD1 on page 9-176
0x1D18	BD2	RW	0x-----	32	Banked Data register 2, BD2 on page 9-177
0x1D1C	BD3	RW	0x-----	32	Banked Data register 3, BD3 on page 9-178
0x1D24	TRR	RW	0x00000000	32	Transfer Response Register, TRR on page 9-179
0x1DF4	CFG	RO	0x000101A0	32	Configuration register, CFG on page 9-180
0x1DF8	BASE	RO	0x-----00-	32	Debug Base Address register, BASE on page 9-181
0x1DFC	IDR	RO	0x24770006	32	Identification Register, IDR on page 9-182
0x1EFC	ITSTATUS	RW	0x00000000	32	Integration Test Status register, ITSTATUS on page 9-183
0x1F00	ITCTRL	RW	0x00000000	32	Integration Mode Control Register, ITCTRL on page 9-184
0x1FA0	CLAIMSET	RW	0x00000003	32	Claim Tag Set Register, CLAIMSET on page 9-185
0x1FA4	CLAIMCLR	RW	0x00000000	32	Claim Tag Clear Register, CLAIMCLR on page 9-186
0x1FB8	AUTHSTATUS	RO	0x000000--	32	Authentication Status Register, AUTHSTATUS on page 9-187
0x1FBC	DEVARCH	RO	0x47700A17	32	Device Architecture Register, DEVARCH on page 9-189
0x1FCC	DEVTYPE	RO	0x00000000	32	Device Type Identifier Register, DEVTYPE on page 9-190
0x1FD0	PIDR4	RO	0x00000004	32	Peripheral Identification Register 4, PIDR4 on page 9-191
0x1FD4	PIDR5	RO	0x00000000	32	Peripheral Identification Register 5, PIDR5 on page 9-192
0x1FD8	PIDR6	RO	0x00000000	32	Peripheral Identification Register 6, PIDR6 on page 9-193
0x1FDC	PIDR7	RO	0x00000000	32	Peripheral Identification Register 7, PIDR7 on page 9-194
0x1FE0	PIDR0	RO	0x000000E2	32	Peripheral Identification Register 0, PIDR0 on page 9-195
0x1FE4	PIDR1	RO	0x000000B9	32	Peripheral Identification Register 1, PIDR1 on page 9-196
0x1FE8	PIDR2	RO	0x0000002B	32	Peripheral Identification Register 2, PIDR2 on page 9-197
0x1FEC	PIDR3	RO	0x00000000	32	Peripheral Identification Register 3, PIDR3 on page 9-198
0x1FF0	CIDR0	RO	0x0000000D	32	Component Identification Register 0, CIDR0 on page 9-199
0x1FF4	CIDR1	RO	0x00000090	32	Component Identification Register 1, CIDR1 on page 9-200

Table 9-18 css600_apbap - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x1FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-201</i>
0x1FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-202</i>

9.3.2 Register descriptions

This section describes the css600_apbap registers.

9.3.1 Register summary on page 9-163 provides cross references to individual registers.

Direct Access Register 0, DAR0

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR0 register characteristics are:

Attributes

Offset	0x0000
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-17 DAR0 register bit assignments

The following table shows the bit assignments.

Table 9-19 DAR0 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x0.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Direct Access Register 1, DAR1

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR1 register characteristics are:

Attributes

Offset	0x0004
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-18 DAR1 register bit assignments

The following table shows the bit assignments.

Table 9-20 DAR1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x4.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Direct Access Register 2, DAR2

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR2 register characteristics are:

Attributes

Offset	0x0008
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-19 DAR2 register bit assignments

The following table shows the bit assignments.

Table 9-21 DAR2 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x8.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Direct Access Register 255, DAR255

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR255 register characteristics are:

Attributes

Offset	0x03FC
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-20 DAR255 register bit assignments

The following table shows the bit assignments.

Table 9-22 DAR255 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x3FC.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Control Status Word register, CSW

The CSW register configures and controls accesses through the APB master interface to the connected memory system.

The CSW register characteristics are:

Attributes

Offset	0x0D00
Type	Read-write
Reset	0x30-000-2
Width	32

The following figure shows the bit assignments.




Figure 9-21 CSW register bit assignments

The following table shows the bit assignments.

Table 9-23 CSW register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[30:28]	0b011	Prot	Drives APB master interface pprot_m[2:0] which specifies the APB4 protection encoding. The reset value is 0x3 (Data, Non-secure, Privileged). Together with authentication interface signals, CSW.Prot[1] determines whether a Secure access is allowed on the master interface as follows, access = (ap_en && ap_secure_en) (ap_en && CSW.Prot[1]).
[27:24]	0b0000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[23]	UNKNOWN	SDeviceEn	Indicates the status of the ap_en and ap_secure_en ports. It is set when both ap_en and ap_secure_en are HIGH, and remains clear otherwise. If this bit is clear, Secure APB transfers are not permitted. Non-secure memory accesses and internal register accesses that do not initiate memory accesses are permitted regardless of the status of this bit.
[22:18]	0b00000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[17]	0b0	ERRSTOP	Stop on error. Reset to 0. 0 Memory access errors do not prevent future memory accesses 1 Memory access errors prevent future memory accesses

Table 9-23 CSW register bit assignments (continued)

Bits	Reset value	Name	Function
[16]	0b0	ERRNPASS	Errors are not passed upstream. 0 Memory access errors are passed upstream 1 Memory access errors are not passed upstream
[15:12]	0b0000	Type	This field is reserved. Reads return 0x0 and writes are ignored.
[11:8]	0b0000	Mode	Specifies the mode of operation. Reset to 0x0. All other values are reserved. 0x0 Normal download or upload mode
[7]	0b0	TrInProg	Transfer in progress. This field indicates whether a transfer is in progress on the APB master interface.
[6]	UNKNOWN	DeviceEn	Indicates the status of the ap_en port. The bit is set when ap_en is HIGH, and is clear otherwise. If this bit is clear, no APB transfers are carried out, that is, both Secure and Non-secure accesses are blocked.
[5:4]	0b00	AddrInc	Auto address increment mode on RW data access. Only increments if the current transaction completes without an error response and the transaction is not aborted. Reset to 0b0. 0x0 Auto increment OFF 0x1 Increment, single. Single transfer from corresponding byte lane 0x2 Reserved 0x3 Reserved
[3]	0b0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[2:0]	0b010	Size	Size of the data access to perform. The APB-AP supports only word accesses and this field is fixed at 0x2. The reset value is 0x2.

Transfer Address Register, TAR

TAR holds the transfer address of the current transfer. TAR must be programmed before initiating any memory transfer through DRW, or Banked Data Registers, or Direct Access Registers.

The TAR register characteristics are:

Attributes

Offset	0x0D04
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-22 TAR register bit assignments

The following table shows the bit assignments.

Table 9-24 TAR register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Address	Address of the current transfer. When a memory access is initiated by accessing the DRW register, the TAR value directly gives the 32-bit transfer address. When a memory access is initiated by accessing Banked Data registers, the TAR only provides the upper bits [31:4] and the remaining address bits [3:0] come from the offset of Banked Data register being accessed. When a memory access is initiated by accessing Direct Access Registers, the TAR provides the upper bits [31:10] and the remaining address bits [9:0] come from the offset of the DAR being accessed.

Data Read/Write register, DRW

A write to the DRW register initiates a memory write transaction on the master. AP drives DRW write data on the data bus during the data phase of the current transfer. Reading the DRW register initiates a memory read transaction on the master. The resulting read data that is received from the memory system is returned on the slave interface.

The DRW register characteristics are:

Attributes

Offset	0x0D0C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.



Figure 9-23 DRW register bit assignments

The following table shows the bit assignments.

Table 9-25 DRW register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Current transfer data value. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 0, BD0

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD0 register characteristics are:

Attributes

Offset	0x0D10
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-24 BD0 register bit assignments

The following table shows the bit assignments.

Table 9-26 BD0 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((\text{TAR} \& 0\text{xFFFFFF0}) + 0\text{x0})$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 1, BD1

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD1 register characteristics are:

Attributes

Offset	0x0D14
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-25 BD1 register bit assignments

The following table shows the bit assignments.

Table 9-27 BD1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((TAR \& 0xFFFFFFFF0) + 0x4)$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 2, BD2

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD2 register characteristics are:

Attributes

Offset	0x0D18
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.



Figure 9-26 BD2 register bit assignments

The following table shows the bit assignments.

Table 9-28 BD2 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((TAR \& 0xFFFFFFFF0) + 0x8)$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 3, BD3

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD3 register characteristics are:

Attributes

Offset	0x0D1C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-27 BD3 register bit assignments

The following table shows the bit assignments.

Table 9-29 BD3 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((TAR \& 0xFFFFFFFF0) + 0xC)$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Transfer Response Register, TRR

The Transfer Response Register is used to capture an error response received during a transaction. It is also used to clear any logged responses.

The TRR register characteristics are:

Attributes

Offset	0x0D24
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-28 TRR register bit assignments

The following table shows the bit assignments.

Table 9-30 TRR register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored
[0]	0b0	ERR	<p>Logged error.</p> <p>0 On reads, no error response logged. Writing to this bit has no effect.</p> <p>1 On reads, error response logged. Writing to this bit clears this bit to 0.</p>

Configuration register, CFG

This is the APBAP Configuration register.

The CFG register characteristics are:

Attributes

Offset	0x0DF4
Type	Read-only
Reset	0x000101A0
Width	32

The following figure shows the bit assignments.




Figure 9-29 CFG register bit assignments

The following table shows the bit assignments.

Table 9-31 CFG register bit assignments

Bits	Reset value	Name	Function
[31:20]	0b000000000000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[19:16]	0b0001	TARINC	TAR incrementer size. Returns 0x1 indicating a TAR incrementer size of 10-bits.
[15:12]	0b0000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[11:8]	0b0001	ERR	Indicates the type of error handling that is implemented. 0x0 Error response handling 0. This means that CSW.ERRNPASS, CSW.ERRSTOP, and TRR are not implemented. 0x1 Error response handling 1. This means that CSW.ERRNPASS, CSW.ERRSTOP, and TRR are implemented.
[7:4]	0b1010	DARSIZE	Size of DAR register space. Returns 0xA indicating that 1KB (256 registers, each 32-bit wide) of DAR is implemented.
[3:0]	0b0000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior

Debug Base Address register, BASE

Provides an initial system address for the first component in the system. Typically, the system address is the address of a top-level

The BASE register characteristics are:

Attributes

Offset	0x0DF8
Type	Read-only
Reset	0x-----00-
Width	32

The following figure shows the bit assignments.




Figure 9-30 BASE register bit assignments

The following table shows the bit assignments.

Table 9-32 BASE register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASEADDR	Base address of a ROM table. It points to the start of the debug register space or a ROM table address. Bits[11:0] of the address are 0x000 because the address is aligned to 4KB boundary. This field is valid only if BASE.EntryPresent bit is set to 1, in which case it returns the tie-off value of the input signal baseaddr[31:12] , otherwise, it reads as 0x0.
[11:2]	0b0000000000	RAZ/WI	Read-As-Zero, Writes Ignored
[1]	0b1	Format	Base address register format. Returns the value 0b1 indicating the ADIV5 format, which is unchanged in ADIV6.
[0]	IMPLEMENTATION DEFINED	EntryPresent	This field indicates whether a debug component is present for this AP. It returns the tie-off value of the input signal baseaddr_valid . <ul style="list-style-type: none"> 0 No debug entry present 1 Debug entry present and BASE.BASEADDR indicate the start address of the debug register space or ROM table

Identification Register, IDR

The IDR provides a mechanism for the debugger to know various identity attributes of the AP.

The IDR register characteristics are:

Attributes

Offset	0x0DFC
Type	Read-only
Reset	0x24770006
Width	32

The following figure shows the bit assignments.




Figure 9-31 IDR register bit assignments

The following table shows the bit assignments.

Table 9-33 IDR register bit assignments

Bits	Reset value	Name	Function
[31:28]	0b0010	REVISION	Revision. An incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[27:24]	0b0100	JEDEC_bank	The JEP106 continuation code. Returns 0x4, indicating Arm as the designer.
[23:17]	0b0111011	JEDEC_code	The JEP106 identification code. Returns 0x3B, indicating Arm as the designer.
[16:13]	0b1000	Class	Returns 0x8, indicating that this is a MEM-AP
[12:8]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored
[7:4]	0b0000	Variant	Returns 0x0, indicating no variation from base type specified by IDR.Type
[3:0]	0b0110	Type	Returns 0x6, indicating that this is an APB4 Access Port

Integration Test Status register, ITSTATUS

Indicates the Integration Test DP Abort status.

The ITSTATUS register characteristics are:

Attributes

Offset	0x0EFC
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-32 ITSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-34 ITSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored
[0]	0b0	DPABORT	When in Integration testing mode (ITCTRL.IME=0b1): Behaves as a sticky bit and latches to 1 on a rising edge of dp_abort . Cleared on a read from this register. If dp_abort rises in the same cycle as a read of the ITSTATUS register is received, the read takes priority and the register is cleared. When in normal functional operation mode (ITCTRL.IME=0b0): Read as 0, writes ignored.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-33 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-35 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x00000003
Width	32

The following figure shows the bit assignments.




Figure 9-34 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-36 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored
[1:0]	0b11	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-35 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-37 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored
[1:0]	0b00	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-36 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-38 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[11:10]	0b00	HNID	Hypervisor non-invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[9:8]	0b00	HID	Hypervisor invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[7:6]	UNKNOWN	SNID	Secure non-invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled

Table 9-38 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	UNKNOWN	SID	Secure invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[3:2]	UNKNOWN	NSNID	Non-secure non-invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[1:0]	UNKNOWN	NSID	Non-secure invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x47700A17
Width	32

The following figure shows the bit assignments.




Figure 9-37 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-39 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b01000111011	ARCHITECT	Returns 0x23B, denoting Arm as architect of the component
[20]	0b1	PRESENT	Returns 1, indicating that the DEVARCH register is present
[19:16]	0b0000	REVISION	Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.
[15:0]	0xA17	ARCHID	Architecture ID. Returns 0x0A17, identifying APv2 MEM-AP architecture v0.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-38 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-40 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b0000	SUB	Minor classification. Returns 0x0, Other/undefined.
[3:0]	0b0000	MAJOR	Major classification. Returns 0x0, Miscellaneous.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-39 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-41 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-40 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-42 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000000	PIDR5	Reserved

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-41 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-43 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000000	PIDR6	Reserved

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-42 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-44 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000000	PIDR7	Reserved

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000E2
Width	32

The following figure shows the bit assignments.



Figure 9-43 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-45 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b111100010	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-44 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-46 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000002B
Width	32

The following figure shows the bit assignments.




Figure 9-45 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-47 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b0010	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-46 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-48 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-47 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-49 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-48 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-50 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-49 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-51 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-50 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-52 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

9.4 css600_ahbap introduction

This section describes the programmers model of the css600_ahbap.

This section contains the following subsections:

- [9.4.1 Register summary on page 9-203.](#)
- [9.4.2 Register descriptions on page 9-206.](#)

9.4.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

The 8KB memory map contains two views of the registers, one starting at 0x00000000, and the other at 0x00001000. In the case of RW registers, the two views provide independent physical registers. Writing to a RW register in one view does not affect the contents of the same register in the other view. For all read-only registers, the two views provide read access to the same physical register. In this case, reading from either view results in the same data being read.

Table 9-53 css600_ahbap - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	DAR0	RW	0x-----	32	<i>Direct Access Register 0, DAR0 on page 9-207</i>
0x0004	DAR1	RW	0x-----	32	<i>Direct Access Register 1, DAR1 on page 9-208</i>
0x0008	DAR2	RW	0x-----	32	<i>Direct Access Register 2, DAR2 on page 9-209</i>
...
0x03FC	DAR255	RW	0x-----	32	<i>Direct Access Register 255, DAR255 on page 9-210</i>
0x0D00	CSW	RW	0x43-000-2	32	<i>Control Status Word register, CSW on page 9-211</i>
0x0D04	TAR	RW	0x-----	32	<i>Transfer Address Register, TAR on page 9-213</i>
0x0D0C	DRW	RW	0x-----	32	<i>Data Read/Write register, DRW on page 9-214</i>
0x0D10	BD0	RW	0x-----	32	<i>Banked Data register 0, BD0 on page 9-215</i>
0x0D14	BD1	RW	0x-----	32	<i>Banked Data register 1, BD1 on page 9-216</i>
0x0D18	BD2	RW	0x-----	32	<i>Banked Data register 2, BD2 on page 9-217</i>
0x0D1C	BD3	RW	0x-----	32	<i>Banked Data register 3, BD3 on page 9-218</i>
0x0D24	TRR	RW	0x00000000	32	<i>Transfer Response Register, TRR on page 9-219</i>
0x0DF4	CFG	RO	0x000101A0	32	<i>Configuration register, CFG on page 9-220</i>
0x0DF8	BASE	RO	0x-----00-	32	<i>Debug Base Address register, BASE on page 9-221</i>

Table 9-53 css600_ahbap - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0DFC	IDR	RO	0x24770005	32	<i>Identification Register, IDR on page 9-222</i>
0x0EFC	ITSTATUS	RW	0x00000000	32	<i>Integration Test Status register, ITSTATUS on page 9-223</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-224</i>
0x0FA0	CLAIMSET	RW	0x00000003	32	<i>Claim Tag Set Register, CLAIMSET on page 9-225</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-226</i>
0x0FB8	AUTHSTATUS	RO	0x000000--	32	<i>Authentication Status Register, AUTHSTATUS on page 9-227</i>
0x0FBC	DEVARCH	RO	0x47700A17	32	<i>Device Architecture Register, DEVARCH on page 9-229</i>
0x0FCC	DEVTYPE	RO	0x00000000	32	<i>Device Type Identifier Register, DEVTYPE on page 9-230</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-231</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-232</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-233</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-234</i>
0x0FE0	PIDR0	RO	0x000000E3	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-235</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-236</i>
0x0FE8	PIDR2	RO	0x0000002B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-237</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-238</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-239</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-240</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-241</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-242</i>
0x1000	DAR0	RW	0x-----	32	<i>Direct Access Register 0, DAR0 on page 9-207</i>
0x1004	DAR1	RW	0x-----	32	<i>Direct Access Register 1, DAR1 on page 9-208</i>
0x1008	DAR2	RW	0x-----	32	<i>Direct Access Register 2, DAR2 on page 9-209</i>
...
0x13FC	DAR255	RW	0x-----	32	<i>Direct Access Register 255, DAR255 on page 9-210</i>
0x1D00	CSW	RW	0x43-000-2	32	<i>Control Status Word register, CSW on page 9-211</i>
0x1D04	TAR	RW	0x-----	32	<i>Transfer Address Register, TAR on page 9-213</i>

Table 9-53 css600_ahbap - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x1D0C	DRW	RW	0x-----	32	<i>Data Read/Write register, DRW on page 9-214</i>
0x1D10	BD0	RW	0x-----	32	<i>Banked Data register 0, BD0 on page 9-215</i>
0x1D14	BD1	RW	0x-----	32	<i>Banked Data register 1, BD1 on page 9-216</i>
0x1D18	BD2	RW	0x-----	32	<i>Banked Data register 2, BD2 on page 9-217</i>
0x1D1C	BD3	RW	0x-----	32	<i>Banked Data register 3, BD3 on page 9-218</i>
0x1D24	TRR	RW	0x00000000	32	<i>Transfer Response Register, TRR on page 9-219</i>
0x1DF4	CFG	RO	0x000101A0	32	<i>Configuration register, CFG on page 9-220</i>
0x1DF8	BASE	RO	0x----00-	32	<i>Debug Base Address register, BASE on page 9-221</i>
0x1DFC	IDR	RO	0x24770005	32	<i>Identification Register, IDR on page 9-222</i>
0x1EFC	ITSTATUS	RW	0x00000000	32	<i>Integration Test Status register, ITSTATUS on page 9-223</i>
0x1F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-224</i>
0x1FA0	CLAIMSET	RW	0x00000003	32	<i>Claim Tag Set Register, CLAIMSET on page 9-225</i>
0x1FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-226</i>
0x1FB8	AUTHSTATUS	RO	0x000000--	32	<i>Authentication Status Register, AUTHSTATUS on page 9-227</i>
0x1FBC	DEVARCH	RO	0x47700A17	32	<i>Device Architecture Register, DEVARCH on page 9-229</i>
0x1FCC	DEVTYPE	RO	0x00000000	32	<i>Device Type Identifier Register, DEVTYPE on page 9-230</i>
0x1FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-231</i>
0x1FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-232</i>
0x1FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-233</i>
0x1FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-234</i>
0x1FE0	PIDR0	RO	0x000000E3	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-235</i>
0x1FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-236</i>
0x1FE8	PIDR2	RO	0x0000002B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-237</i>
0x1FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-238</i>
0x1FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-239</i>
0x1FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-240</i>

Table 9-53 css600_ahbap - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x1FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-241</i>
0x1FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-242</i>

9.4.2 Register descriptions

This section describes the css600_ahbap registers.

9.4.1 Register summary on page 9-203 provides cross references to individual registers.

Direct Access Register 0, DAR0

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR0 register characteristics are:

Attributes

Offset	0x0000
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-51 DAR0 register bit assignments

The following table shows the bit assignments.

Table 9-54 DAR0 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x0.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Direct Access Register 1, DAR1

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR1 register characteristics are:

Attributes

Offset	0x0004
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-52 DAR1 register bit assignments

The following table shows the bit assignments.

Table 9-55 DAR1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x4.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Direct Access Register 2, DAR2

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR2 register characteristics are:

Attributes

Offset	0x0008
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-53 DAR2 register bit assignments

The following table shows the bit assignments.

Table 9-56 DAR2 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x8.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Direct Access Register 255, DAR255

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR255 register characteristics are:

Attributes

Offset	0x03FC
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-54 DAR255 register bit assignments

The following table shows the bit assignments.

Table 9-57 DAR255 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x3FC.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Control Status Word register, CSW

The CSW register configures and controls accesses through the AHB master interface to the connected memory system.

The CSW register characteristics are:

Attributes

Offset	0x0D00
Type	Read-write
Reset	0x43-000-2
Width	32

The following figure shows the bit assignments.




Figure 9-55 CSW register bit assignments

The following table shows the bit assignments.

Table 9-58 CSW register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored
[30]	0b1	HNONSEC	Drives hnonsec_m output pin. Together with the Access Port Enable interface signals HNONSEC determines whether a secure access is allowed on the master interface as follows, access = (ap_en && ap_secure_en) (ap_en && HNONSEC).
[29:28]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored
[27:24]	0b0011	HPROT	Specifies the protection signal encoding to be output on hprot_m[3:0] . CSW.HPROT[3] also drives hprot_m[6] and hprot_m[4] , hprot_m[5] is tied low. Reset to 0x3 (Non-Shareable, Non-Lookup, Non-Modifiable, Non-Bufferable, Privileged, Data).
[23]	UNKNOWN	SDeviceEn	Indicates the status of the ap_en and ap_secure_en ports. It is set when both ap_en and ap_secure_en are HIGH, and remains clear otherwise. If this bit is clear, Secure AHB transfers are not permitted. Non-secure memory accesses and internal register accesses that do not initiate memory accesses are permitted regardless of the status of this bit.
[22:18]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored

Table 9-58 CSW register bit assignments (continued)

Bits	Reset value	Name	Function
[17]	0b0	ERRSTOP	Stop on error: 0 Memory access errors do not prevent future memory accesses 1 Memory access errors prevent future memory accesses
[16]	0b0	ERRNPASS	Errors are not passed upstream: 0 Memory access errors are passed upstream 1 Memory access errors are not passed upstream
[15:12]	0b0000	Type	This field is reserved. Reads return 0x0 and writes are ignored.
[11:8]	0b0000	Mode	Specifies the mode of operation. All other values are reserved. 0x0 Normal download or upload mode.
[7]	0b0	TrInProg	Transfer in progress. This field indicates whether a transfer is in progress on the AHB master interface. If the master interface is busy, CSW.TrInProg is set in both logical APs.
[6]	UNKNOWN	DeviceEn	Indicates the status of the ap_en port. The bit is set when ap_en is HIGH, and is clear otherwise. If this bit is clear, no AHB transfers are carried out, that is, both secure and non-secure accesses are blocked.
[5:4]	0b00	AddrInc	Auto address increment mode on RW data access. Only increments if the current transaction completes without an error response and the transaction is not aborted. 0x0 Auto increment OFF 0x1 Increment, single. Single transfer from corresponding byte lane. 0x2 Reserved 0x3 Reserved
[3]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored
[2:0]	0b010	Size	Size of the data access to perform: 0x0 8 bits 0x1 16 bits 0x2 32 bits 0x3 Reserved 0x4 Reserved 0x5 Reserved 0x6 Reserved 0x7 Reserved

Transfer Address Register, TAR

TAR holds the transfer address of the current transfer. TAR must be programmed before initiating any memory transfer through DRW, or Banked Data Registers, or Direct Access Registers.

The TAR register characteristics are:

Attributes

Offset	0x0D04
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-56 TAR register bit assignments

The following table shows the bit assignments.

Table 9-59 TAR register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Address	Address of the current transfer. When a memory access is initiated by accessing the DRW register, the TAR value directly gives the 32-bit transfer address. When a memory access is initiated by accessing Banked Data registers, the TAR only provides the upper bits [31:4] and the remaining address bits [3:0] come from the offset of Banked Data register being accessed. When a memory access is initiated by accessing Direct Access Registers, the TAR provides the upper bits [31:10] and the remaining address bits [9:0] come from the offset of the DAR being accessed.

Data Read/Write register, DRW

A write to the DRW register initiates a memory write transaction on the master. AP drives DRW write data on the data bus during the data phase of the current transfer. Reading the DRW register initiates a memory read transaction on the master. The resulting read data that is received from the memory system is returned on the slave interface.

The DRW register characteristics are:

Attributes

Offset	0x0D0C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.



Figure 9-57 DRW register bit assignments

The following table shows the bit assignments.

Table 9-60 DRW register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Current transfer data value. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 0, BD0

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD0 register characteristics are:

Attributes

Offset	0x0D10
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-58 BD0 register bit assignments

The following table shows the bit assignments.

Table 9-61 BD0 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((\text{TAR} \& 0\text{xFFFFFF0}) + 0\text{x0})$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 1, BD1

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD1 register characteristics are:

Attributes

Offset	0x0D14
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-59 BD1 register bit assignments

The following table shows the bit assignments.

Table 9-62 BD1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((TAR \& 0xFFFFFFFF0) + 0x4)$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 2, BD2

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD2 register characteristics are:

Attributes

Offset	0x0D18
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.



Figure 9-60 BD2 register bit assignments

The following table shows the bit assignments.

Table 9-63 BD2 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((TAR \& 0xFFFFFFFF0) + 0x8)$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 3, BD3

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD3 register characteristics are:

Attributes

Offset	0x0D1C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-61 BD3 register bit assignments

The following table shows the bit assignments.

Table 9-64 BD3 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((TAR \& 0xFFFFFFFF0) + 0xC)$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Transfer Response Register, TRR

The Transfer Response Register is used to capture an error response received during a transaction. It is also used to clear any logged responses.

The TRR register characteristics are:

Attributes

Offset	0x0D24
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-62 TRR register bit assignments

The following table shows the bit assignments.

Table 9-65 TRR register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored
[0]	0b0	ERR	Logged error: 0 On reads - no error response logged. Writing to this bit has no effect. 1 On reads - error response logged. Writing to this bit clears this bit to 0.

Configuration register, CFG

This is the AHBAP Configuration register.

The CFG register characteristics are:

Attributes

Offset	0x0DF4
Type	Read-only
Reset	0x000101A0
Width	32

The following figure shows the bit assignments.




Figure 9-63 CFG register bit assignments

The following table shows the bit assignments.

Table 9-66 CFG register bit assignments

Bits	Reset value	Name	Function
[31:20]	0b000000000000	RAZ/WI	Read-As-Zero, Writes Ignored
[19:16]	0b0001	TARINC	TAR incrementer size. Returns 0x1 indicating a TAR incrementer size of 10-bits.
[15:12]	0b0000	RAZ/WI	Read-As-Zero, Writes Ignored
[11:8]	0b0001	ERR	Error functionality implemented. Returns 0x1 indicating that Error Response Handling version 1 is implemented. See the <i>Arm® Debug Interface Architecture Specification ADIV6.0</i> for more information.
[7:4]	0b1010	DARSIZE	Size of DAR register space. Returns 0xA indicating that 1KB (256 registers, each 32-bit wide) of DAR is implemented.
[3:0]	0b0000	RAZ/WI	Read-As-Zero, Writes Ignored

Debug Base Address register, BASE

Provides an initial system address for the first component in the system. Typically, the system address is the address of a top-level

The BASE register characteristics are:

Attributes

Offset	0x0DF8
Type	Read-only
Reset	0x-----00-
Width	32

The following figure shows the bit assignments.




Figure 9-64 BASE register bit assignments

The following table shows the bit assignments.

Table 9-67 BASE register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASEADDR	Base address of a ROM table. It points to the start of the debug register space or a ROM table address. Bits[11:0] of the address are 0x000 because the address is aligned to 4KB boundary. This field is valid only if BASE.EntryPresent bit is set to 1, in which case it returns the tie-off value of the input signal baseaddr[31:12] , otherwise, it reads as 0x0.
[11:2]	0b0000000000	RAZ/WI	Read-As-Zero, Writes Ignored
[1]	0b1	Format	Base address register format. Returns the value 0b1 indicating the ADIV5 format, which is unchanged in ADIV6.
[0]	IMPLEMENTATION DEFINED	EntryPresent	This field indicates whether a debug component is present for this AP. It returns the tie-off value of the input signal baseaddr_valid . <ul style="list-style-type: none"> 0 No debug entry present 1 Debug entry present and BASE.BASEADDR indicate the start address of the debug register space or ROM table

Identification Register, IDR

The IDR provides a mechanism for the debugger to know various identity attributes of the AP.

The IDR register characteristics are:

Attributes

Offset	0x0DFC
Type	Read-only
Reset	0x24770005
Width	32

The following figure shows the bit assignments.




Figure 9-65 IDR register bit assignments

The following table shows the bit assignments.

Table 9-68 IDR register bit assignments

Bits	Reset value	Name	Function
[31:28]	0b0010	REVISION	Revision. An incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[27:24]	0b0100	JEDEC_bank	The JEP106 continuation code. Returns 0x4, indicating Arm as the designer.
[23:17]	0b0111011	JEDEC_code	The JEP106 identification code. Returns 0x3B, indicating Arm as the designer.
[16:13]	0b1000	Class	Returns 0x8, indicating that this is a Memory Access Port
[12:8]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored
[7:4]	0b0000	Variant	Returns 0x0, indicating no variation from base type specified by IDR.Type
[3:0]	0b0101	Type	Returns 0x5, indicating that this is an AHB5 Access Port

Integration Test Status register, ITSTATUS

Indicates the Integration Test DP Abort status.

The ITSTATUS register characteristics are:

Attributes

Offset	0x0EFC
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-66 ITSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-69 ITSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored
[0]	0b0	DPABORT	When in Integration testing mode (ITCTRL.IME=0b1): Behaves as a sticky bit and latches to 1 on a rising edge of dp_abort . Cleared on a read from this register. If dp_abort rises in the same cycle as a read of the ITSTATUS register is received, the read takes priority and the register is cleared. When in normal functional operation mode (ITCTRL.IME=0b0): Read as 0, writes ignored.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-67 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-70 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x00000003
Width	32

The following figure shows the bit assignments.




Figure 9-68 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-71 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored
[1:0]	0b11	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-69 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-72 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored
[1:0]	0b00	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-70 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-73 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[11:10]	0b00	HNID	Hypervisor non-invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[9:8]	0b00	HID	Hypervisor invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[7:6]	UNKNOWN	SNID	Secure non-invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled

Table 9-73 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	UNKNOWN	SID	Secure invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[3:2]	UNKNOWN	NSNID	Non-secure non-invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[1:0]	UNKNOWN	NSID	Non-secure invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x47700A17
Width	32

The following figure shows the bit assignments.




Figure 9-71 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-74 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b01000111011	ARCHITECT	Returns 0x23B, denoting Arm as architect of the component
[20]	0b1	PRESENT	Returns 1, indicating that the DEVARCH register is present
[19:16]	0b0000	REVISION	Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.
[15:0]	0xA17	ARCHID	Architecture ID. Returns 0x0A17, identifying APv2 MEM-AP architecture v0.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-72 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-75 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b0000	SUB	Minor classification. Returns 0x0, Other/undefined.
[3:0]	0b0000	MAJOR	Major classification. Returns 0x0, Miscellaneous.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-73 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-76 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-74 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-77 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000000	PIDR5	Reserved

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-75 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-78 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000000	PIDR6	Reserved

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-76 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-79 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000000	PIDR7	Reserved

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000E3
Width	32

The following figure shows the bit assignments.



Figure 9-77 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-80 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b11100011	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-78 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-81 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000002B
Width	32

The following figure shows the bit assignments.




Figure 9-79 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-82 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b0010	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-80 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-83 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-81 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-84 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-82 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-85 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-83 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-86 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-84 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-87 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

9.5 css600_axiap introduction

This section describes the programmers model of the `css600_axiap`.

This section contains the following subsections:

- [9.5.1 Register summary on page 9-243.](#)
- [9.5.2 Register descriptions on page 9-246.](#)

9.5.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

The 8KB memory map contains two views of the registers, one starting at `0x00000000`, and the other at `0x00001000`. In the case of RW registers, the two views provide independent physical registers. Writing to a RW register in one view does not affect the contents of the same register in the other view. For all read-only registers, the two views provide read access to the same physical register. In this case, reading from either view results in the same data being read.

Table 9-88 css600_axiap - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	DAR0	RW	0x-----	32	<i>Direct Access Register 0, DAR0 on page 9-247</i>
0x0004	DAR1	RW	0x-----	32	<i>Direct Access Register 1, DAR1 on page 9-248</i>
0x0008	DAR2	RW	0x-----	32	<i>Direct Access Register 2, DAR2 on page 9-249</i>
...
0x03FC	DAR255	RW	0x-----	32	<i>Direct Access Register 255, DAR255 on page 9-250</i>
0x0D00	CSW	RW	0x30-060-2	32	<i>Control Status Word register, CSW on page 9-251</i>
0x0D04	TAR	RW	0x-----	32	<i>Transfer Address Register, TAR on page 9-255</i>
0x0D08	TARH	RW	0x00000000	32	<i>Transfer Address Register, TARH on page 9-256</i>
0x0D0C	DRW	RW	0x-----	32	<i>Data Read/Write register, DRW on page 9-257</i>
0x0D10	BD0	RW	0x-----	32	<i>Banked Data register 0, BD0 on page 9-258</i>
0x0D14	BD1	RW	0x-----	32	<i>Banked Data register 1, BD1 on page 9-259</i>
0x0D18	BD2	RW	0x-----	32	<i>Banked Data register 2, BD2 on page 9-260</i>
0x0D1C	BD3	RW	0x-----	32	<i>Banked Data register 3, BD3 on page 9-261</i>
0x0D20	MBT	RW	0x00000000	32	<i>Memory Barrier Transfer register, MBT on page 9-262</i>
0x0D24	TRR	RW	0x00000000	32	<i>Transfer Response Register, TRR on page 9-263</i>

Table 9-88 css600_axiap - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0DF0	BASEH	RW	0x-----	32	<i>Debug Base Address register upper 32 bits, BASEH on page 9-264</i>
0x0DF4	CFG	RO	0x000101A-	32	<i>Configuration register, CFG on page 9-265</i>
0x0DF8	BASE	RO	0x-----00-	32	<i>Debug Base Address register, BASE on page 9-267</i>
0x0DFC	IDR	RO	0x24770014	32	<i>Identification Register, IDR on page 9-268</i>
0x0EFC	ITSTATUS	RW	0x00000000	32	<i>Integration Test Status register, ITSTATUS on page 9-269</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-270</i>
0x0FA0	CLAIMSET	RW	0x00000003	32	<i>Claim Tag Set Register, CLAIMSET on page 9-271</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-272</i>
0x0FB8	AUTHSTATUS	RO	0x000000--	32	<i>Authentication Status Register, AUTHSTATUS on page 9-273</i>
0x0FBC	DEVARCH	RO	0x47700A17	32	<i>Device Architecture Register, DEVARCH on page 9-275</i>
0x0FCC	DEVTYPE	RO	0x00000000	32	<i>Device Type Identifier Register, DEVTYPE on page 9-276</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-277</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-278</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-279</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-280</i>
0x0FE0	PIDR0	RO	0x000000E4	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-281</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-282</i>
0x0FE8	PIDR2	RO	0x0000002B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-283</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-284</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-285</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-286</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-287</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-288</i>
0x1000	DAR0	RW	0x-----	32	<i>Direct Access Register 0, DAR0 on page 9-247</i>
0x1004	DAR1	RW	0x-----	32	<i>Direct Access Register 1, DAR1 on page 9-248</i>
0x1008	DAR2	RW	0x-----	32	<i>Direct Access Register 2, DAR2 on page 9-249</i>
...

Table 9-88 css600_axiap - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x13FC	DAR255	RW	0x-----	32	<i>Direct Access Register 255, DAR255 on page 9-250</i>
0x1D00	CSW	RW	0x30-060-2	32	<i>Control Status Word register, CSW on page 9-251</i>
0x1D04	TAR	RW	0x-----	32	<i>Transfer Address Register, TAR on page 9-255</i>
0x1D08	TARH	RW	0x00000000	32	<i>Transfer Address Register, TARH on page 9-256</i>
0x1D0C	DRW	RW	0x-----	32	<i>Data Read/Write register, DRW on page 9-257</i>
0x1D10	BD0	RW	0x-----	32	<i>Banked Data register 0, BD0 on page 9-258</i>
0x1D14	BD1	RW	0x-----	32	<i>Banked Data register 1, BD1 on page 9-259</i>
0x1D18	BD2	RW	0x-----	32	<i>Banked Data register 2, BD2 on page 9-260</i>
0x1D1C	BD3	RW	0x-----	32	<i>Banked Data register 3, BD3 on page 9-261</i>
0x1D20	MBT	RW	0x00000000	32	<i>Memory Barrier Transfer register, MBT on page 9-262</i>
0x1D24	TRR	RW	0x00000000	32	<i>Transfer Response Register, TRR on page 9-263</i>
0x1DF0	BASEH	RW	0x-----	32	<i>Debug Base Address register upper 32 bits, BASEH on page 9-264</i>
0x1DF4	CFG	RO	0x000101A-	32	<i>Configuration register, CFG on page 9-265</i>
0x1DF8	BASE	RO	0x-----00-	32	<i>Debug Base Address register, BASE on page 9-267</i>
0x1DFC	IDR	RO	0x24770014	32	<i>Identification Register, IDR on page 9-268</i>
0x1EFC	ITSTATUS	RW	0x00000000	32	<i>Integration Test Status register, ITSTATUS on page 9-269</i>
0x1F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-270</i>
0x1FA0	CLAIMSET	RW	0x00000003	32	<i>Claim Tag Set Register, CLAIMSET on page 9-271</i>
0x1FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-272</i>
0x1FB8	AUTHSTATUS	RO	0x000000--	32	<i>Authentication Status Register, AUTHSTATUS on page 9-273</i>
0x1FBC	DEVARCH	RO	0x47700A17	32	<i>Device Architecture Register, DEVARCH on page 9-275</i>
0x1FCC	DEVTYPE	RO	0x00000000	32	<i>Device Type Identifier Register, DEVTYPE on page 9-276</i>
0x1FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-277</i>
0x1FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-278</i>
0x1FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-279</i>
0x1FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-280</i>
0x1FE0	PIDR0	RO	0x000000E4	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-281</i>

Table 9-88 css600_axiap - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x1FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-282</i>
0x1FE8	PIDR2	RO	0x0000002B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-283</i>
0x1FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-284</i>
0x1FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-285</i>
0x1FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-286</i>
0x1FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-287</i>
0x1FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-288</i>

9.5.2 Register descriptions

This section describes the css600_axiap registers.

9.5.1 Register summary on page 9-243 provides cross references to individual registers.

Direct Access Register 0, DAR0

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR0 register characteristics are:

Attributes

Offset	0x0000
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-85 DAR0 register bit assignments

The following table shows the bit assignments.

Table 9-89 DAR0 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x0.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Direct Access Register 1, DAR1

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR1 register characteristics are:

Attributes

Offset	0x0004
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-86 DAR1 register bit assignments

The following table shows the bit assignments.

Table 9-90 DAR1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x4.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Direct Access Register 2, DAR2

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR2 register characteristics are:

Attributes

Offset	0x0008
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.



Figure 9-87 DAR2 register bit assignments

The following table shows the bit assignments.

Table 9-91 DAR2 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x8.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Direct Access Register 255, DAR255

The Direct Access Registers provide a mechanism for directly mapping locations in the target memory system that is connected to the APB master interface.

The DAR255 register characteristics are:

Attributes

Offset	0x03FC
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-88 DAR255 register bit assignments

The following table shows the bit assignments.

Table 9-92 DAR255 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address ((TAR & 0xFFFFFC00) + 0x3FC.) In read mode, the register contains the data value that was read from memory, and in write mode the register contains the data value to write to memory.

Control Status Word register, CSW

The CSW register configures and controls accesses through the AXI master interface to the connected memory system.

The CSW register characteristics are:

Attributes

Offset	0x0D00
Type	Read-write
Reset	0x30-060-2
Width	32

The following figure shows the bit assignments.




Figure 9-89 CSW register bit assignments

The following table shows the bit assignments.

Table 9-93 CSW register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:28]	0b011	Prot	Drives AXI master interface ports arprot_m[2:0] and awprot_m[2:0] which specifies the AXI4 protection encoding. The reset value is 0x3 (Data, Non-secure, Privileged). Together with the Access Port Enable interface signals CSW[1] determines whether a secure access is allowed on the master interface as follows, access = ap_en && ap_secure_en ap_en && CSW[1].
[27:24]	0b0000	Cache	Specifies the AXI3 and AXI4 cache encodings. Software must never program an invalid combination of values in CSW.Cache and CSW.Domain fields. The software must use different cache encoding values for reads and writes. If an illegal set of cache and domain values is programmed, the AXI AP does not issue the transaction on its master interface and generates a memory access error.
[23]	UNKNOWN	SDeviceEn	Indicates the status of the ap_en and ap_secure_en ports. It is set when both ap_en and ap_secure_en are HIGH, and remains clear otherwise. If this bit is clear, Secure AXI transfers are not permitted. Non-secure memory accesses and internal register accesses that do not initiate memory accesses are permitted regardless of the status of this bit.

Table 9-93 CSW register bit assignments (continued)

Bits	Reset value	Name	Function
[22:18]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored.
[17]	0b0	ERRSTOP	Stop on error. 0 Memory access errors do not prevent future memory accesses. 1 Memory access errors prevent future memory accesses.
[16]	0b0	ERRNPASS	Errors are not passed upstream. 0 Memory access errors are passed upstream. 1 Memory access errors are not passed upstream.
[15]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[14:13]	0b11	Domain	Shareable transaction encoding for ACE. 0x0 Non-shareable. 0x1 Shareable, inner domain, includes additional masters. 0x2 Shareable, outer domain, also includes inner or additional masters. 0x3 Shareable, system domain, all masters included.
[12]	0b0	ACEEnable	Enable ACE transactions, including barriers. 0 Disable 1 Enable

Table 9-93 CSW register bit assignments (continued)

Bits	Reset value	Name	Function
[11:8]	0b0000	Mode	<p>Specifies the mode of operation.</p> <p>0x0 Normal download or upload mode.</p> <p>0x1 Barrier transaction.</p> <p>0x2 Reserved.</p> <p>0x3 Reserved.</p> <p>0x4 Reserved.</p> <p>0x5 Reserved.</p> <p>0x6 Reserved.</p> <p>0x7 Reserved.</p> <p>0x8 Reserved.</p> <p>0x9 Reserved.</p> <p>0xA Reserved.</p> <p>0xB Reserved.</p> <p>0xC Reserved.</p> <p>0xD Reserved.</p> <p>0xE Reserved.</p> <p>0xF Reserved.</p>
[7]	0b0	TrInProg	Transfer in progress. This field indicates whether a transfer is in progress on the AXI master interface.
[6]	UNKNOWN	DeviceEn	Indicates the status of the ap_en port. The bit is set when ap_en is HIGH, and is clear otherwise. If this bit is clear, no AXI transfers are carried out, that is, both secure and non-secure accesses are blocked.
[5:4]	0b00	AddrInc	<p>Auto address increment mode on RW data access. Only increments if the current transaction completes without an error response and the transaction is not aborted.</p> <p>0x0 Auto increment OFF.</p> <p>0x1 Increment, single. Single transfer from corresponding byte lane.</p> <p>0x2 Reserved.</p> <p>0x3 Reserved.</p>

Table 9-93 CSW register bit assignments (continued)

Bits	Reset value	Name	Function
[3]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2:0]	0b010	Size	Size of the data access to perform. 0x0 8 bits. 0x1 16 bits. 0x2 32 bits. 0x3 64 bits, if LDE is supported, Reserved, if LDE is not supported. 0x4 Reserved. 0x5 Reserved. 0x6 Reserved. 0x7 Reserved.

Transfer Address Register, TAR

TAR holds the transfer address of the current transfer. TAR must be programmed before initiating any memory transfer through DRW, or Banked Data Registers, or Direct Access Registers.

The TAR register characteristics are:

Attributes

Offset	0x0D04
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-90 TAR register bit assignments

The following table shows the bit assignments.

Table 9-94 TAR register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Address	Address of the current transfer. When a memory access is initiated by accessing the DRW register, the TAR value directly gives the 32-bit transfer address. When a memory access is initiated by accessing Banked Data registers, the TAR only provides the upper bits [31:4] and the remaining address bits [3:0] come from the offset of Banked Data register being accessed. When a memory access is initiated by accessing Direct Access Registers, the TAR provides the upper bits [31:10] and the remaining address bits [9:0] come from the offset of the DAR being accessed.

Transfer Address Register, TARH

Holds the upper 32 bits of the Transfer Address Register if the AXIAP is configured to support LAE.

The TARH register characteristics are:

Attributes

Offset	0x0D08
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-91 TARH register bit assignments

The following table shows the bit assignments.

Table 9-95 TARH register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	Address	Bits [63:32] of the transfer address. This register is present only when LAE is supported. Otherwise, it is reserved and RAZ/WI.

Data Read/Write register, DRW

A write to the DRW register initiates a memory write transaction on the master. AP drives DRW write data on the data bus during the data phase of the current transfer. Reading the DRW register initiates a memory read transaction on the master. The resulting read data that is received from the memory system is returned on the slave interface.

The DRW register characteristics are:

Attributes

Offset	0x0D0C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.



Figure 9-92 DRW register bit assignments

The following table shows the bit assignments.

Table 9-96 DRW register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Current transfer data value. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 0, BD0

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD0 register characteristics are:

Attributes

Offset	0x0D10
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-93 BD0 register bit assignments

The following table shows the bit assignments.

Table 9-97 BD0 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((TAR \& 0xFFFFFFFF0) + 0x0)$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 1, BD1

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD1 register characteristics are:

Attributes

Offset	0x0D14
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-94 BD1 register bit assignments

The following table shows the bit assignments.

Table 9-98 BD1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((TAR \& 0xFFFFFFFF0) + 0x4)$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 2, BD2

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD2 register characteristics are:

Attributes

Offset	0x0D18
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-95 BD2 register bit assignments

The following table shows the bit assignments.

Table 9-99 BD2 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((TAR \& 0xFFFFFFFF0) + 0x8)$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Banked Data register 3, BD3

The Banked Data registers provide a mechanism for directly mapping APB slave accesses to memory transfers without having to rewrite the TAR within a 16-byte boundary.

The BD3 register characteristics are:

Attributes

Offset	0x0D1C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-96 BD3 register bit assignments

The following table shows the bit assignments.

Table 9-100 BD3 register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	Data	Maps to memory address $((TAR \& 0xFFFFFFFF0) + 0xC)$. In read mode, the register contains the data value that was read from the current transfer, and in write mode the register contains the data value to write for the current transfer.

Memory Barrier Transfer register, MBT

Triggers a barrier transaction on the AXI interface. The write access on the APB slave interface is complete when the barrier transaction completes on the AXI interface. Until then, **pready_s** is held low. When the barrier transaction completes, TrgBarTran is cleared to 0. If another barrier transaction is required then you must write 1 to TrgBarTran again. If the TrgBarTran is already 1, then this write has no effect. It indicates that a barrier transaction is already in progress and has not completed. This is possible if an abort request aborted the earlier transaction on the APB slave interface, and a new request to issue a barrier transaction is requested. This results in an error response from the AXI-AP, if the barrier transaction is still not complete.

The MBT register characteristics are:

Attributes

Offset	0x0D20
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-97 MBT register bit assignments

The following table shows the bit assignments.

Table 9-101 MBT register bit assignments

Bits	Reset value	Name	Function
[31:3]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2:1]	0b00	BarTran	Barrier transactions. 0x0 Barrier with normal access. 0x1 Memory barrier. 0x2 Reserved. 0x3 Synchronization Barrier.
[0]	0b0	TrgBarTran	This bit triggers barrier transactions when written to 1.

Transfer Response Register, TRR

The Transfer Response Register is used to capture an error response received during a transaction. It is also used to clear any logged responses.

The TRR register characteristics are:

Attributes

Offset	0x0D24
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-98 TRR register bit assignments

The following table shows the bit assignments.

Table 9-102 TRR register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	ERR	<p>Logged error.</p> <p>0 On reads - no error response logged. Writing to this bit has no effect.</p> <p>1 On reads - error response logged. Writing to this bit clears this bit to 0.</p>

Debug Base Address register upper 32 bits, BASEH

Holds the upper 32 bits of the base address of a ROM table when LAE is supported.

The BASEH register characteristics are:

Attributes

Offset	0x0DF0
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-99 BASEH register bit assignments

The following table shows the bit assignments.

Table 9-103 BASEH register bit assignments

Bits	Reset value	Name	Function
[31:0]	IMPLEMENTATION DEFINED	BASEADDR	Bits [63:32] of the ROM table base address. This register is present only when LAE is supported, otherwise it is reserved and RAZ/WI. Even with LAE supported, this field is valid only if BASE.EntryPresent bit is set to 1, in which case it returns the tie-off value of the input signal baseaddr[63:32] . Otherwise, it reads as 0x0.

Configuration register, CFG

This is the AXIAP Configuration register.

The CFG register characteristics are:

Attributes

Offset	0x0DF4
Type	Read-only
Reset	0x000101A-
Width	32

The following figure shows the bit assignments.




Figure 9-100 CFG register bit assignments

The following table shows the bit assignments.

Table 9-104 CFG register bit assignments

Bits	Reset value	Name	Function
[31:20]	0b000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[19:16]	0b0001	TARINC	TAR incrementer size. Returns 0x1 indicating a TAR incrementer size of 10-bits.
[15:12]	0b0000	RAZ/WI	Read-As-Zero, Writes Ignored.
[11:8]	0b0001	ERR	Error functionality implemented. Returns 0x1 indicating that Error Response Handling version 1 is implemented.
[7:4]	0b1010	DARSIZE	Size of DAR register space. Returns 0xA indicating that 1KB (256 registers, each 32-bit wide) of DAR is implemented.
[3]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	IMPLEMENTATION DEFINED	LD	Large Data. Indicates support for LDE (data items greater than 32 bits). This value of bit is fixed in a given configuration of AXI AP based on parameter AXI_DATA_WIDTH. 0 Only 8, 16, and 32-bit data items are supported. 1 Support for 64-bit data item in addition to 8, 16, and 32-bit data.

Table 9-104 CFG register bit assignments (continued)

Bits	Reset value	Name	Function
[1]	IMPLEMENTATION DEFINED	LA	<p>Long Address. Indicates support for LAE (greater than 32-bit of addressing). This bit value is fixed in a given configuration of AXI AP based on parameter AXI_ADDR_WIDTH.</p> <p>0 32 or fewer bits of addressing. Registers 0xD08 and 0xDF0 are reserved.</p> <p>1 64 or fewer bits of addressing. TAR and BASE registers occupy two locations, at 0xD04 and 0xD08, and at 0xDF8 and 0xDF0 respectively.</p>
[0]	0b0	BE	Big-endian. Always read as 0 because AXI AP only supports little-endian.

Debug Base Address register, BASE

Provides an initial system address for the first component in the system. Typically, the system address is the address of a top-level

The BASE register characteristics are:

Attributes

Offset	0x0DF8
Type	Read-only
Reset	0x-----00-
Width	32

The following figure shows the bit assignments.




Figure 9-101 BASE register bit assignments

The following table shows the bit assignments.

Table 9-105 BASE register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASEADDR	Base address of a ROM table. It points to the start of the debug register space or a ROM table address. Bits[11:0] of the address are 0x000 because the address is aligned to 4KB boundary. This field is valid only if BASE.EntryPresent bit is set to 1, in which case it returns the tie-off value of the input signal baseaddr[31:12] , otherwise, it reads as 0x0.
[11:2]	0b0000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b1	Format	Base address register format. Returns the value 0b1 indicating the ADIV5 format, which is unchanged in ADIV6.
[0]	IMPLEMENTATION DEFINED	EntryPresent	This field indicates whether a debug component is present for this AP. It returns the tie-off value of the input signal baseaddr_valid . <ul style="list-style-type: none"> 0 No debug entry present. 1 Debug entry present and BASE.BASEADDR indicate the start address of the debug register space or ROM table.

Identification Register, IDR

The IDR provides a mechanism for the debugger to know various identity attributes of the AP.

The IDR register characteristics are:

Attributes

Offset	0x0DFC
Type	Read-only
Reset	0x24770014
Width	32

The following figure shows the bit assignments.




Figure 9-102 IDR register bit assignments

The following table shows the bit assignments.

Table 9-106 IDR register bit assignments

Bits	Reset value	Name	Function
[31:28]	0b0010	REVISION	Revision. An incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[27:24]	0b0100	JEDEC_bank	The JEP106 continuation code. Returns 0x4, indicating Arm as the designer.
[23:17]	0b0111011	JEDEC_code	The JEP106 identification code. Returns 0x3B, indicating Arm as the designer.
[16:13]	0b1000	Class	Returns 0x8, indicating that this is a Memory Access Port.
[12:8]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored.
[7:4]	0b0001	Variant	Returns 0x1, indicating variation from base type specified by IDR.Type.
[3:0]	0b0100	Type	Returns 0x4, indicating that this is an AXI3 or AXI4 with optional ACE-Lite support Access Port.

Integration Test Status register, ITSTATUS

Indicates the Integration Test DP Abort status.

The ITSTATUS register characteristics are:

Attributes

Offset	0x0EFC
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-103 ITSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-107 ITSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	DPABORT	When in Integration testing mode (ITCTRL.IME=0b1): Behaves as a sticky bit and latches to 1 on a rising edge of dp_abort . Cleared on a read from this register. If dp_abort rises in the same cycle as a read of the ITSTATUS register is received, the read takes priority and the register is cleared. When in normal functional operation mode (ITCTRL.IME=0b0): Read as 0, writes ignored.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-104 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-108 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x00000003
Width	32

The following figure shows the bit assignments.




Figure 9-105 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-109 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1:0]	0b11	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-106 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-110 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1:0]	0b00	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-107 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-111 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	UNKNOWN	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-111 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	UNKNOWN	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	UNKNOWN	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	UNKNOWN	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x47700A17
Width	32

The following figure shows the bit assignments.




Figure 9-108 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-112 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b01000111011	ARCHITECT	Returns 0x23B, denoting Arm as architect of the component.
[20]	0b1	PRESENT	Returns 1, indicating that the DEVARCH register is present.
[19:16]	0b0000	REVISION	Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.
[15:0]	0xA17	ARCHID	Architecture ID. Returns 0x0A17, identifying APv2 MEM-AP architecture v0.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-109 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-113 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SUB	Minor classification. Returns 0x0, Other/undefined.
[3:0]	0b0000	MAJOR	Major classification. Returns 0x0, Miscellaneous.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-110 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-114 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-111 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-115 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-112 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-116 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-113 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-117 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000E4
Width	32

The following figure shows the bit assignments.



Figure 9-114 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-118 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b111100100	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-115 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-119 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000002B
Width	32

The following figure shows the bit assignments.




Figure 9-116 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-120 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0010	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-117 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-121 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-118 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-122 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-119 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-123 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-120 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-124 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-121 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-125 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

9.6 css600_apv1adapter introduction

This section describes the programmers model of the css600_apv1adapter.

This section contains the following subsections:

- [9.6.1 Register summary on page 9-289.](#)
- [9.6.2 Register descriptions on page 9-290.](#)

9.6.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-126 css600_apv1adapter - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0D00	Downstream reg 0	IMPLEMENTATION DEFINED	0x-----	32	Accesses APv1 register at 0x0000D00.
0x0D04	Downstream reg 1	IMPLEMENTATION DEFINED	0x-----	32	Accesses APv1 register at 0x0000D04.
0x0D08	Downstream reg 2	IMPLEMENTATION DEFINED	0x-----	32	Accesses APv1 register at 0x0000D08.
...
0x0DFC	Downstream reg 63	IMPLEMENTATION DEFINED	0x-----	32	Accesses APv1 register at 0x0000DFC.
0x0EFC	ITSTATUS	RW	0x00000000	32	<i>Integration Test Status register, ITSTATUS</i> on page 9-291
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL</i> on page 9-292
0x0FA0	CLAIMSET	RW	0x00000003	32	<i>Claim Tag Set Register, CLAIMSET</i> on page 9-293
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR</i> on page 9-294
0x0FB8	AUTHSTATUS	RO	0x00000000	32	<i>Authentication Status Register, AUTHSTATUS</i> on page 9-295
0x0FBC	DEVARCH	RO	0x47700A47	32	<i>Device Architecture Register, DEVARCH</i> on page 9-297
0x0FCC	DEVTYPE	RO	0x00000000	32	<i>Device Type Identifier Register, DEVTYPE</i> on page 9-298

Table 9-126 css600_apv1adapter - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-299</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-300</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-301</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-302</i>
0x0FE0	PIDR0	RO	0x000000E5	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-303</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-304</i>
0x0FE8	PIDR2	RO	0x0000000B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-305</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-306</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-307</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-308</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-309</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-310</i>

9.6.2 Register descriptions

This section describes the css600_apv1adapter registers.

[9.6.1 Register summary on page 9-289](#) provides cross references to individual registers.

Integration Test Status register, ITSTATUS

Indicates the Integration Test DP Abort status.

The ITSTATUS register characteristics are:

Attributes

Offset	0x0EFC
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-122 ITSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-127 ITSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	DPABORT	When in Integration testing mode (ITCTRL.IME=0b1): Behaves as a sticky bit and latches to 1 on a rising edge of dp_abort . Cleared on a read from this register. If dp_abort rises in the same cycle as a read of the ITSTATUS register is received, the read takes priority and the register is cleared. When in normal functional operation mode (ITCTRL.IME=0b0): Read as 0, writes ignored.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-123 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-128 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x00000003
Width	32

The following figure shows the bit assignments.




Figure 9-124 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-129 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1:0]	0b11	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-125 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-130 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1:0]	0b00	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-126 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-131 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	0b00	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-131 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	0b00	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	0b00	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	0b00	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x47700A47
Width	32

The following figure shows the bit assignments.




Figure 9-127 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-132 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b01000111011	ARCHITECT	Returns 0x23B, denoting Arm as architect of the component.
[20]	0b1	PRESENT	Returns 1, indicating that the DEVARCH register is present.
[19:16]	0b0000	REVISION	Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.
[15:0]	0xA47	ARCHID	Architecture ID. Returns 0x0A47, identifying UNKNOWN AP.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-128 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-133 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SUB	Minor classification. Returns 0x0, Other/undefined.
[3:0]	0b0000	MAJOR	Major classification. Returns 0x0, Miscellaneous.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-129 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-134 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-130 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-135 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-131 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-136 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-132 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-137 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000E5
Width	32

The following figure shows the bit assignments.



Figure 9-133 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-138 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b111100101	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-134 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-139 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000000B
Width	32

The following figure shows the bit assignments.




Figure 9-135 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-140 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-136 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-141 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-137 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-142 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-138 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-143 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-139 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-144 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-140 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-145 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

9.7 css600_jtagap introduction

This section describes the programmers model of the css600_jtagap.

This section contains the following subsections:

- [9.7.1 Register summary on page 9-311.](#)
- [9.7.2 Register descriptions on page 9-312.](#)

9.7.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-146 css600_jtagap - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0D00	CSW	RW	0x00000000	32	<i>Control/Status Word register, CSW on page 9-313</i>
0x0D04	PSEL	RW	0x00000000	32	<i>Port Select register, PSEL on page 9-315</i>
0x0D08	PSTA	RW	0x00000000	32	<i>Port Status register, PSTA on page 9-316</i>
0x0D10	BFIFO1	RW	0x-----	32	<i>Byte FIFO Registers, BFIFO1 on page 9-317</i>
0x0D14	BFIFO2	RW	0x-----	32	<i>Byte FIFO Registers, BFIFO2 on page 9-318</i>
0x0D18	BFIFO3	RW	0x-----	32	<i>Byte FIFO Registers, BFIFO3 on page 9-319</i>
0x0D1C	BFIFO4	RW	0x-----	32	<i>Byte FIFO Registers, BFIFO4 on page 9-320</i>
0x0DFC	IDR	RO	0x24760020	32	<i>Identification Register, IDR on page 9-321</i>
0x0EFC	ITSTATUS	RW	0x00000000	32	<i>Integration Test Status register, ITSTATUS on page 9-322</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-323</i>
0x0FA0	CLAIMSET	RW	0x00000003	32	<i>Claim Tag Set Register, CLAIMSET on page 9-324</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-325</i>
0x0FBC	DEVARCH	RO	0x47700A27	32	<i>Device Architecture Register, DEVARCH on page 9-326</i>
0x0FCC	DEVTYPE	RO	0x00000000	32	<i>Device Type Identifier Register, DEVTYPE on page 9-327</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-328</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-329</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-330</i>

Table 9-146 css600_jtagap - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-331</i>
0x0FE0	PIDR0	RO	0x000000E6	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-332</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-333</i>
0x0FE8	PIDR2	RO	0x0000002B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-334</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-335</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-336</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-337</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-338</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-339</i>

9.7.2 Register descriptions

This section describes the css600_jtagap registers.

[9.7.1 Register summary on page 9-311](#) provides cross references to individual registers.

Control/Status Word register, CSW

The CSW register configures and controls transfers through the JTAG interface to the connected memory system.

The CSW register characteristics are:

Attributes

Offset	0x0D00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-141 CSW register bit assignments

The following table shows the bit assignments.

Table 9-147 CSW register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	SERACTV	JTAG engine active. This bit gets set when the JTAG engine picks the first command from the Command FIFO for execution and remains set until all commands have been executed, that is until after CSW.WFIFOCNT becomes 0 and the JTAG engine goes to idle state. 0 JTAG engine is inactive. 1 JTAG engine is processing commands from the Command FIFO.
[30:28]	0b000	WFIFOCNT	Command FIFO outstanding byte count. The reset value is 0x0. Returns the number of command bytes held in the Command FIFO that are yet to be processed by the JTAG engine. Since the Command FIFO is 4 entries deep, this field can only take values between 0 and 4.
[27]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[26:24]	0b000	RFIFOCNT	Response FIFO outstanding byte count. The reset value is 0x0. Returns the number of bytes of response data held in the Response FIFO. Since the Response FIFO is 7 entries deep, this field can take any value between 0 and 7.
[23:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.

Table 9-147 CSW register bit assignments (continued)

Bits	Reset value	Name	Function
[3]	0b0	PORTCONNECTED	PORT connected. This bit indicates the logical AND of port_connected inputs from all ports that are currently selected in the PSEL register.
[2]	0b0	SRSTCONNECTED	SRST connected. This bit is logical AND of srst_connected inputs from all ports that are currently selected in PSEL register.
[1]	0b0	TRST_OUT	This bit specifies the value to drive out on the active-LOW cs_ntrst pin for the ports that are connected, selected, and their PSTA bit is clear. This bit does not self-clear and must be cleared by a software write to this register. 0 De-assert cs_ntrst HIGH. 1 Assert cs_ntrst LOW.
[0]	0b0	SRST_OUT	This bit specifies the value to drive out on the active-LOW srst_out_n pin for the ports that are connected, selected, and their PSTA bit is clear. This bit does not self-clear and must be cleared by a software write to this register. 0 De-assert srst_out_n HIGH. 1 Assert srst_out_n LOW.

Port Select register, PSEL

Port Select register enables JTAG ports, provided the slave interface is connected to the JTAG AP and **port_enabled** signal from the slave interface to the JTAG AP is asserted HIGH. The port select register must be written only when the following conditions are met: the JTAG engine is idle AND the write FIFO is empty. If this register is written to in any other state, the corresponding JTAG ports are abruptly enabled, or disabled, in the middle of a transfer, which might cause errors, stalls, or deadlocks in the JTAG slave.

The PSEL register characteristics are:

Attributes

Offset	0x0D04
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-142 PSEL register bit assignments

The following table shows the bit assignments.

Table 9-148 PSEL register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[7:0]	0b00000000	PSELn	Port Select. Each register field is named as PSELn, where n = 0-7. The numerical index represents the bit position of that field in this register.

Port Status register, PSTA

The Port Status register captures the state of a connected and selected port on every clock cycle. If a connected and selected port is disabled or powered down, that is signal **port_enabled** goes low, even transiently, the corresponding bit in the PSTA register is set in the next cycle. It remains 1 until it is cleared by writing 1 to it. It gets cleared automatically on abort. Deselecting a port in PSEL does not alter the state of PSTA. If the PSTA bit is set for a port, that port is disabled and its TCK, TMS, and TDI outputs are driven LOW until its PSTA bit is cleared. Software must not clear any PSTA bit unless the JTAG-AP is idle, that is CSW.SERACTV=0b0 and CSW.WFIFOCNT=0x0.

The PSTA register characteristics are:

Attributes

Offset	0x0D08
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-143 PSTA register bit assignments

The following table shows the bit assignments.

Table 9-149 PSTA register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[7:0]	0b00000000	PSTAn	Port Status. Each register field is named as PSTAn, where n = 0-7. The numerical index represents the bit position of that field in this register.

Byte FIFO Registers, BFIFO1

The Byte FIFO Registers, together, enable up to four bytes to be transacted with the Response or Command FIFO, by reading or writing the appropriate register.

The BFIFO1 register characteristics are:

Attributes

Offset	0x0D10
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.



Figure 9-144 BFIFO1 register bit assignments

The following table shows the bit assignments.

Table 9-150 BFIFO1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	UNKNOWN	RAZ/WI	Read-As-Zero, Writes Ignored.
[7:0]	UNKNOWN	Byte0	First byte.

Byte FIFO Registers, BFIFO2

The Byte FIFO Registers, together, enable up to four bytes to be transacted with the Response or Command FIFO, by reading or writing the appropriate register.

The BFIFO2 register characteristics are:

Attributes

Offset	0x0D14
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-145 BFIFO2 register bit assignments

The following table shows the bit assignments.

Table 9-151 BFIFO2 register bit assignments

Bits	Reset value	Name	Function
[31:16]	UNKNOWN	RAZ/WI	Read-As-Zero, Writes Ignored.
[15:8]	UNKNOWN	Byte1	Second byte.
[7:0]	UNKNOWN	Byte0	First byte.

Byte FIFO Registers, BFIFO3

The Byte FIFO Registers, together, enable up to four bytes to be transacted with the Response or Command FIFO, by reading or writing the appropriate register.

The BFIFO3 register characteristics are:

Attributes

Offset	0x0D18
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-146 BFIFO3 register bit assignments

The following table shows the bit assignments.

Table 9-152 BFIFO3 register bit assignments

Bits	Reset value	Name	Function
[31:24]	UNKNOWN	RAZ/WI	Read-As-Zero, Writes Ignored.
[23:16]	UNKNOWN	Byte2	Third byte.
[15:8]	UNKNOWN	Byte1	Second byte.
[7:0]	UNKNOWN	Byte0	First byte.

Byte FIFO Registers, BFIFO4

The Byte FIFO Registers, together, enable up to four bytes to be transacted with the Response or Command FIFO, by reading or writing the appropriate register.

The BFIFO4 register characteristics are:

Attributes

Offset	0x0D1C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-147 BFIFO4 register bit assignments

The following table shows the bit assignments.

Table 9-153 BFIFO4 register bit assignments

Bits	Reset value	Name	Function
[31:24]	UNKNOWN	Byte3	Forth byte.
[23:16]	UNKNOWN	Byte2	Third byte.
[15:8]	UNKNOWN	Byte1	Second byte.
[7:0]	UNKNOWN	Byte0	First byte.

Identification Register, IDR

The IDR provides a mechanism for the debugger to know various identity attributes of the AP.

The IDR register characteristics are:

Attributes

Offset	0x0DFC
Type	Read-only
Reset	0x24760020
Width	32

The following figure shows the bit assignments.




Figure 9-148 IDR register bit assignments

The following table shows the bit assignments.

Table 9-154 IDR register bit assignments

Bits	Reset value	Name	Function
[31:28]	0b0010	REVISION	Revision. An incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[27:24]	0b0100	JEDEC_bank	The JEP106 continuation code. Returns 0x4, indicating Arm as the designer.
[23:17]	0b0111011	JEDEC_code	The JEP106 identification code. Returns 0x3B, indicating Arm as the designer.
[16:13]	0b0000	Class	Returns 0x8, indicating No defined class.
[12:8]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored.
[7:4]	0b0010	Variant	Returns 0x2, indicating variation from base type specified by IDR.Type.
[3:0]	0b0000	Type	Returns 0x0, indicating that this is a JTAG Access Port.

Integration Test Status register, ITSTATUS

Indicates the Integration Test DP Abort status.

The ITSTATUS register characteristics are:

Attributes

Offset	0x0EFC
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-149 ITSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-155 ITSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	DPABORT	When in Integration testing mode (ITCTRL.IME=0b1): Behaves as a sticky bit and latches to 1 on a rising edge of dp_abort . Cleared on a read from this register. If dp_abort rises in the same cycle as a read of the ITSTATUS register is received, the read takes priority and the register is cleared. When in normal functional operation mode (ITCTRL.IME=0b0): Read as 0, writes ignored.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-150 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-156 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x00000003
Width	32

The following figure shows the bit assignments.




Figure 9-151 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-157 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1:0]	0b11	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-152 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-158 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1:0]	0b00	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x47700A27
Width	32

The following figure shows the bit assignments.




Figure 9-153 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-159 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b01000111011	ARCHITECT	Returns 0x23B, denoting Arm as architect of the component.
[20]	0b1	PRESENT	Returns 1, indicating that the DEVARCH register is present.
[19:16]	0b0000	REVISION	Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.
[15:0]	0xA27	ARCHID	Architecture ID. Returns 0x0A27, identifying APv2 JTAG-AP architecture v0.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-154 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-160 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SUB	Minor classification. Returns 0x0, Other/undefined.
[3:0]	0b0000	MAJOR	Major classification. Returns 0x0, Miscellaneous.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-155 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-161 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-156 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-162 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-157 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-163 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-158 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-164 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000E6
Width	32

The following figure shows the bit assignments.



Figure 9-159 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-165 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b111100110	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.




Figure 9-160 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-166 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000002B
Width	32

The following figure shows the bit assignments.




Figure 9-161 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-167 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0010	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-162 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-168 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.




Figure 9-163 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-169 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-164 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-170 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-165 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-171 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.




Figure 9-166 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-172 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b101110001	PRMBL_3	Preamble. Returns 0xB1.

9.8 css600_apbrom introduction

This section describes the programmers model of the css600_apbrom.

This section contains the following subsections:

- [9.8.1 Register summary on page 9-340.](#)
- [9.8.2 Register descriptions on page 9-341.](#)

9.8.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-173 css600_apbrom - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	ROMEntry0	RO	0x-----	32	<i>ROM Entries register 0, ROMEntry0 on page 9-342</i>
0x0004	ROMEntry1	RO	0x-----	32	<i>ROM Entries register 1, ROMEntry1 on page 9-343</i>
0x0008	ROMEntry2	RO	0x-----	32	<i>ROM Entries register 2, ROMEntry2 on page 9-344</i>
...
0x07FC	ROMEntry511	RO	0x-----	32	<i>ROM Entries register 511, ROMEntry511 on page 9-345</i>
0x0FB8	AUTHSTATUS	RO	0x000000--	32	<i>Authentication Status Register, AUTHSTATUS on page 9-346</i>
0x0FBC	DEVARCH	RO	0x47700AF7	32	<i>Device Architecture Register, DEVARCH on page 9-348</i>
0x0FC8	DEVID	RO	0x000000-0	32	<i>Device Configuration Register, DEVID on page 9-349</i>
0x0FD0	PIDR4	RO	0x0000000-	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-350</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-351</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-352</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-353</i>
0x0FE0	PIDR0	RO	0x000000--	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-354</i>
0x0FE4	PIDR1	RO	0x000000--	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-355</i>
0x0FE8	PIDR2	RO	0x000000--	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-356</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-357</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-358</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-359</i>

Table 9-173 css600_apbrom - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-360</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-361</i>

9.8.2 Register descriptions

This section describes the `css600_apbrom` registers.

[9.8.1 Register summary on page 9-340](#) provides cross references to individual registers.

———— **Note** ————

The ROM table has a configuration parameter `TIE_OFF_PRESENT`, which, if set to 1, allows for the selective removal of any entry using the **entry_present** input bus. The **entry_present** bus contains one bit per ROM table entry. If a given **entry_present[n]** bit is tied HIGH, then the value in `ROMEntry<n>.PRESENT[1:0]` is taken directly from the value in the `ROM_ENTRY<n>` parameter for that entry. If the **entry_present[n]** input is tied LOW, then a value of `0x3` in `ROMEntry<n>.PRESENT[1:0]` is modified to read `0x2` to indicate that the value is not present and is not the last entry.

ROM Entries register 0, ROMEntry0

Each register contains a descriptor of a CoreSight component in the system. All ROM table entries conform to the same format.

The ROMEntry0 register characteristics are:

Attributes

Offset	0x0000
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-167 ROMEntry0 register bit assignments

The following table shows the bit assignments.

Table 9-174 ROMEntry0 register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASE_ADDR	Base address of component
[11:9]	0b000	SBZ	Software should write the field as all 0s
[8:4]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID	Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.
[3]	0b0	SBZ	Software should write the field as all 0s
[2]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID_VALID	Indicates whether there is a power domain ID specified in the ROM table entry: 0 POWER_DOMAIN_ID field of this register is not valid 1 POWER_DOMAIN_ID field of this register is valid
[1:0]	IMPLEMENTATION DEFINED	PRESENT	Indicates whether the ROM table entry is present: 0x0 ROM table entry not present. This is the last entry. 0x1 Reserved 0x2 ROM table entry not present. This is not the last entry. 0x3 ROM table entry present

ROM Entries register 1, ROMEntry1

Each register contains a descriptor of a CoreSight component in the system. All ROM table entries conform to the same format.

The ROMEntry1 register characteristics are:

Attributes

Offset	0x0004
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-168 ROMEntry1 register bit assignments

The following table shows the bit assignments.

Table 9-175 ROMEntry1 register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASE_ADDR	Base address of component
[11:9]	0b000	SBZ	Software should write the field as all 0s
[8:4]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID	Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.
[3]	0b0	SBZ	Software should write the field as all 0s
[2]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID_VALID	Indicates whether there is a power domain ID specified in the ROM table entry: 0 POWER_DOMAIN_ID field of this register is not valid 1 POWER_DOMAIN_ID field of this register is valid
[1:0]	IMPLEMENTATION DEFINED	PRESENT	Indicates whether the ROM table entry is present: 0x0 ROM table entry not present. This is the last entry. 0x1 Reserved 0x2 ROM table entry not present. This is not the last entry. 0x3 ROM table entry present

ROM Entries register 2, ROMEntry2

Each register contains a descriptor of a CoreSight component in the system. All ROM table entries conform to the same format.

The ROMEntry2 register characteristics are:

Attributes

Offset	0x0008
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-169 ROMEntry2 register bit assignments

The following table shows the bit assignments.

Table 9-176 ROMEntry2 register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASE_ADDR	Base address of component
[11:9]	0b000	SBZ	Software should write the field as all 0s
[8:4]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID	Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.
[3]	0b0	SBZ	Software should write the field as all 0s
[2]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID_VALID	Indicates whether there is a power domain ID specified in the ROM table entry: 0 POWER_DOMAIN_ID field of this register is not valid 1 POWER_DOMAIN_ID field of this register is valid
[1:0]	IMPLEMENTATION DEFINED	PRESENT	Indicates whether the ROM table entry is present 0x0 ROM table entry not present. This is the last entry. 0x1 Reserved 0x2 ROM table entry not present. This is not the last entry. 0x3 ROM table entry present

ROM Entries register 511, ROMEntry511

Each register contains a descriptor of a CoreSight component in the system. All ROM table entries conform to the same format.

The ROMEntry511 register characteristics are:

Attributes

Offset	0x07FC
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-170 ROMEntry511 register bit assignments

The following table shows the bit assignments.

Table 9-177 ROMEntry511 register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASE_ADDR	Base address of component
[11:9]	0b000	SBZ	Software should write the field as all 0s
[8:4]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID	Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.
[3]	0b0	SBZ	Software should write the field as all 0s
[2]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID_VALID	Indicates whether there is a power domain ID specified in the ROM table entry: 0 POWER_DOMAIN_ID field of this register is not valid 1 POWER_DOMAIN_ID field of this register is valid
[1:0]	IMPLEMENTATION DEFINED	PRESENT	Indicates whether the ROM table entry is present: 0x0 ROM table entry not present. This is the last entry. 0x1 Reserved 0x2 ROM table entry not present. This is not the last entry. 0x3 ROM table entry present

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-171 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-178 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[11:10]	0b00	HNID	Hypervisor non-invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[9:8]	0b00	HID	Hypervisor invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[7:6]	UNKNOWN	SNID	Secure non-invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled

Table 9-178 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	UNKNOWN	SID	Secure invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[3:2]	UNKNOWN	NSNID	Non-secure non-invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled
[1:0]	UNKNOWN	NSID	Non-secure invasive debug: 0x0 Functionality not implemented or controlled elsewhere 0x1 Reserved 0x2 Functionality disabled 0x3 Functionality enabled

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x47700AF7
Width	32

The following figure shows the bit assignments.




Figure 9-172 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-179 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b01000111011	ARCHITECT	Returns 0x23B, denoting Arm as architect of the component
[20]	0b1	PRESENT	Returns 1, indicating that the DEVARCH register is present
[19:16]	0b0000	REVISION	Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.
[15:0]	0xAF7	ARCHID	Architecture ID. Returns 0x0AF7, identifying ROM Table Architecture v0.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x000000-0
Width	32

The following figure shows the bit assignments.




Figure 9-173 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-180 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:6]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[5]	0b0	PRR	Indicates that power request functionality is included. Set by the GPR_PRESENT parameter: 0 GPR is not included (css600_apbrom) 1 GPR is included (css600_apbrom_gpr)
[4]	IMPLEMENTATION DEFINED	SYSTEMEM	Indicates whether system memory is present on the bus. Set by the SYSTEMEM parameter: 0 System memory is not present and the bus is a dedicated debug bus 1 Indicates that there is system memory on the bus
[3]	0b0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[2:0]	0b000	FORMAT	Indicates that this is a 32-bit ROM Table

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.



Figure 9-174 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-181 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	IMPLEMENTATION DEFINED	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-175 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-182 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000000	PIDR5	Reserved

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-176 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-183 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000000	PIDR6	Reserved

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-177 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-184 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000000	PIDR7	Reserved

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.



Figure 9-178 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-185 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	IMPLEMENTATION DEFINED	PART_0	Part number, bits[7:0]. Set by the configuration inputs part_number[7:0]

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.



Figure 9-179 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-186 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	IMPLEMENTATION DEFINED	DES_0	JEP106 identification code, bits[3:0]. Set by the configuration inputs jep106_id[3:0] . Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	IMPLEMENTATION DEFINED	PART_1	Part number, bits[11:8]. Set by the configuration inputs part_number[11:8] .

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-180 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-187 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	IMPLEMENTATION DEFINED	REVISION	Revision. Set by the configuration inputs revision[3:0] .
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	IMPLEMENTATION DEFINED	DES_1	JEP106 identification code, bits[6:4]. Set by the configuration inputs jep106_id[6:4] . Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-181 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-188 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-182 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-189 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-183 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-190 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-184 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-191 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-185 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-192 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

9.9 css600_apbrom_gpr introduction

This section describes the programmers model of the css600_apbrom_gpr.

This section contains the following subsections:

- [9.9.1 Register summary on page 9-362.](#)
- [9.9.2 Register descriptions on page 9-364.](#)

9.9.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-193 css600_apbrom_gpr - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	ROMEntry0	RO	0x-----	32	<i>ROM Entries register 0, ROMEntry0 on page 9-365</i>
0x0004	ROMEntry1	RO	0x-----	32	<i>ROM Entries register 1, ROMEntry1 on page 9-366</i>
0x0008	ROMEntry2	RO	0x-----	32	<i>ROM Entries register 2, ROMEntry2 on page 9-367</i>
...
0x07FC	ROMEntry511	RO	0x-----	32	<i>ROM Entries register 511, ROMEntry511 on page 9-368</i>
0x0A00	DBGPCR0	RO	0x00000001	32	<i>Debug Power Control Register 0, DBGPCR0 on page 9-369</i>
0x0A04	DBGPCR1	RO	0x0000000-	32	<i>Debug Power Control Register 1, DBGPCR1 on page 9-370</i>
0x0A08	DBGPCR2	RO	0x0000000-	32	<i>Debug Power Control Register 2, DBGPCR2 on page 9-371</i>
...
0x0A7C	DBGPCR31	RO	0x0000000-	32	<i>Debug Power Control Register 31, DBGPCR31 on page 9-372</i>
0x0A80	DBGPSR0	RW	0x0000000-	32	<i>Debug Power Status Register 0, DBGPSR0 on page 9-373</i>
0x0A84	DBGPSR1	RW	0x0000000-	32	<i>Debug Power Status Register 1, DBGPSR1 on page 9-374</i>
0x0A88	DBGPSR2	RW	0x0000000-	32	<i>Debug Power Status Register 2, DBGPSR2 on page 9-375</i>
...
0x0AFC	DBGPSR31	RW	0x0000000-	32	<i>Debug Power Status Register 31, DBGPSR31 on page 9-376</i>
0x0B00	SYSPCR0	RW	0x00000001	32	<i>System Power Control Register 0, SYSPCR0 on page 9-377</i>
0x0B04	SYSPCR1	RW	0x0000000-	32	<i>System Power Control Register 1, SYSPCR1 on page 9-378</i>
0x0B08	SYSPCR2	RW	0x0000000-	32	<i>System Power Control Register 2, SYSPCR2 on page 9-379</i>

Table 9-193 css600_apbrom_gpr - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
...
0x0B7C	SYSPCR31	RW	0x0000000-	32	<i>System Power Control Register 31, SYSPCR31 on page 9-380</i>
0x0B80	SYSPSR0	RO	0x0000000-	32	<i>System Power Status Register 0, SYSPSR0 on page 9-381</i>
0x0B84	SYSPSR1	RO	0x0000000-	32	<i>System Power Status Register 1, SYSPSR1 on page 9-382</i>
0x0B88	SYSPSR2	RO	0x0000000-	32	<i>System Power Status Register 2, SYSPSR2 on page 9-383</i>
...
0x0BFC	SYSPSR31	RO	0x0000000-	32	<i>System Power Status Register 31, SYSPSR31 on page 9-384</i>
0x0C00	PRIDR0	RO	0x00000031	32	<i>Power Request ID Register, PRIDR0 on page 9-385</i>
0x0C10	DBGRSTRR	RW	0x00000000	32	<i>Debug Reset Request Register, DBGRSTRR on page 9-386</i>
0x0C14	DBGRSTAR	RO	0x00000000	32	<i>Debug Reset Acknowledge Register, DBGRSTAR on page 9-387</i>
0x0C18	SYSRSTRR	RW	0x00000000	32	<i>System Reset Request Register, SYSRSTRR on page 9-388</i>
0x0C1C	SYRSTAR	RO	0x00000000	32	<i>System Reset Acknowledge Register, SYRSTAR on page 9-389</i>
0x0FB8	AUTHSTATUS	RO	0x000000--	32	<i>Authentication Status Register, AUTHSTATUS on page 9-390</i>
0x0FBC	DEVARCH	RO	0x47700AF7	32	<i>Device Architecture Register, DEVARCH on page 9-392</i>
0x0FC8	DEVID	RO	0x000000-0	32	<i>Device Configuration Register, DEVID on page 9-393</i>
0x0FD0	PIDR4	RO	0x0000000-	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-394</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-395</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-396</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-397</i>
0x0FE0	PIDR0	RO	0x000000--	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-398</i>
0x0FE4	PIDR1	RO	0x000000--	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-399</i>
0x0FE8	PIDR2	RO	0x000000--	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-400</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-401</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-402</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-403</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-404</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-405</i>

9.9.2 Register descriptions

This section describes the css600_apbrom_gpr registers.

[9.9.1 Register summary on page 9-362](#) provides cross references to individual registers.

————— **Note** —————

The ROM table has a configuration parameter TIE_OFF_PRESENT, which, if set to 1, allows for the selective removal of any entry using the **entry_present** input bus. The **entry_present** bus contains one bit per ROM table entry. If a given **entry_present[n]** bit is tied HIGH, then the value in ROMEntry<n>.PRESENT[1:0] is taken directly from the value in the ROM_ENTRY<n> parameter for that entry. If the **entry_present[n]** input is tied LOW, then a value of 0x3 in ROMEntry<n>.PRESENT[1:0] is modified to read 0x2 to indicate that the value is not present and is not the last entry.

ROM Entries register 0, ROMEntry0

Each register contains a descriptor of a CoreSight component in the system. All ROM table entries conform to the same format.

The ROMEntry0 register characteristics are:

Attributes

Offset	0x0000
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-186 ROMEntry0 register bit assignments

The following table shows the bit assignments.

Table 9-194 ROMEntry0 register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASE_ADDR	Base address of component.
[11:9]	0b000	SBZ	Software should write the field as all 0s.
[8:4]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID	Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.
[3]	0b0	SBZ	Software should write the field as all 0s.
[2]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID_VALID	Indicates whether there is a power domain ID specified in the ROM table entry. 0 POWER_DOMAIN_ID field of this register is not valid. 1 POWER_DOMAIN_ID field of this register is valid.
[1:0]	IMPLEMENTATION DEFINED	PRESENT	Indicates whether the ROM table entry is present. 0x0 ROM table entry not present. This is the last entry. 0x1 Reserved. 0x2 ROM table entry not present. This is not the last entry. 0x3 ROM table entry present.

ROM Entries register 1, ROMEntry1

Each register contains a descriptor of a CoreSight component in the system. All ROM table entries conform to the same format.

The ROMEntry1 register characteristics are:

Attributes

Offset	0x0004
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-187 ROMEntry1 register bit assignments

The following table shows the bit assignments.

Table 9-195 ROMEntry1 register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASE_ADDR	Base address of component.
[11:9]	0b000	SBZ	Software should write the field as all 0s.
[8:4]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID	Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.
[3]	0b0	SBZ	Software should write the field as all 0s.
[2]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID_VALID	Indicates whether there is a power domain ID specified in the ROM table entry. 0 POWER_DOMAIN_ID field of this register is not valid. 1 POWER_DOMAIN_ID field of this register is valid.
[1:0]	IMPLEMENTATION DEFINED	PRESENT	Indicates whether the ROM table entry is present. 0x0 ROM table entry not present. This is the last entry. 0x1 Reserved. 0x2 ROM table entry not present. This is not the last entry. 0x3 ROM table entry present.

ROM Entries register 2, ROMEntry2

Each register contains a descriptor of a CoreSight component in the system. All ROM table entries conform to the same format.

The ROMEntry2 register characteristics are:

Attributes

Offset	0x0008
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-188 ROMEntry2 register bit assignments

The following table shows the bit assignments.

Table 9-196 ROMEntry2 register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASE_ADDR	Base address of component.
[11:9]	0b000	SBZ	Software should write the field as all 0s.
[8:4]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID	Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.
[3]	0b0	SBZ	Software should write the field as all 0s.
[2]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID_VALID	Indicates whether there is a power domain ID specified in the ROM table entry. 0 POWER_DOMAIN_ID field of this register is not valid. 1 POWER_DOMAIN_ID field of this register is valid.
[1:0]	IMPLEMENTATION DEFINED	PRESENT	Indicates whether the ROM table entry is present. 0x0 ROM table entry not present. This is the last entry. 0x1 Reserved. 0x2 ROM table entry not present. This is not the last entry. 0x3 ROM table entry present.

ROM Entries register 511, ROMEntry511

Each register contains a descriptor of a CoreSight component in the system. All ROM table entries conform to the same format.

The ROMEntry511 register characteristics are:

Attributes

Offset	0x07FC
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-189 ROMEntry511 register bit assignments

The following table shows the bit assignments.

Table 9-197 ROMEntry511 register bit assignments

Bits	Reset value	Name	Function
[31:12]	IMPLEMENTATION DEFINED	BASE_ADDR	Base address of component.
[11:9]	0b000	SBZ	Software should write the field as all 0s.
[8:4]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID	Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.
[3]	0b0	SBZ	Software should write the field as all 0s.
[2]	IMPLEMENTATION DEFINED	POWER_DOMAIN_ID_VALID	Indicates whether there is a power domain ID specified in the ROM table entry. 0 POWER_DOMAIN_ID field of this register is not valid. 1 POWER_DOMAIN_ID field of this register is valid.
[1:0]	IMPLEMENTATION DEFINED	PRESENT	Indicates whether the ROM table entry is present. 0x0 ROM table entry not present. This is the last entry. 0x1 Reserved. 0x2 ROM table entry not present. This is not the last entry. 0x3 ROM table entry present.

Debug Power Control Register 0, DBGPCR0

Indicates whether power has been requested for a debug domain.

The DBGPCR0 register characteristics are:

Attributes

Offset	0x0A00
Type	Read-write
Reset	0x00000001
Width	32

The following figure shows the bit assignments.




Figure 9-190 DBGPCR0 register bit assignments

The following table shows the bit assignments.

Table 9-198 DBGPCR0 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1]	0b0	PR	Power request. Reserved if DBGPCRN.PRESENT=0 or SYSPCRn=0. 0 Indicates that power is not requested for debug domain 0. 1 Indicates that power is requested for debug domain 0.
[0]	0b1	PRESENT	Indicates the presence of power domain control for debug domain 0. 0 Indicates that the power request is not implemented for debug domain 0. 1 Indicates that the power request is implemented for debug domain 0.

Debug Power Control Register 1, DBGPCR1

Indicates whether power has been requested for a debug domain.

The DBGPCR1 register characteristics are:

Attributes

Offset	0x0A04
Type	Read-write
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-191 DBGPCR1 register bit assignments

The following table shows the bit assignments.

Table 9-199 DBGPCR1 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1]	0b0	PR	Power request. Reserved if DBGPCRn.PRESENT=0 or SYSPCRn=0. 0 Indicates that power is not requested for debug domain 1. 1 Indicates that power is requested for debug domain 1.
[0]	IMPLEMENTATION DEFINED	PRESENT	Indicates the presence of power domain control for debug domain 1. 0 Indicates that the power request is not implemented for debug domain 1. 1 Indicates that the power request is implemented for debug domain 1.

Debug Power Control Register 2, DBGPCR2

Indicates whether power has been requested for a debug domain.

The DBGPCR2 register characteristics are:

Attributes

Offset	0x0A08
Type	Read-write
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-192 DBGPCR2 register bit assignments

The following table shows the bit assignments.

Table 9-200 DBGPCR2 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1]	0b0	PR	Power request. Reserved if DBGPCRn.PRESENT=0 or SYSPCRn=0. 0 Indicates that power is not requested for debug domain 2. 1 Indicates that power is requested for debug domain 2.
[0]	IMPLEMENTATION DEFINED	PRESENT	Indicates the presence of power domain control for debug domain 2. 0 Indicates that the power request is not implemented for debug domain 2. 1 Indicates that the power request is implemented for debug domain 2.

Debug Power Control Register 31, DBGPCR31

Indicates whether power has been requested for a debug domain.

The DBGPCR31 register characteristics are:

Attributes

Offset	0x0A7C
Type	Read-write
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-193 DBGPCR31 register bit assignments

The following table shows the bit assignments.

Table 9-201 DBGPCR31 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1]	IMPLEMENTATION DEFINED	PR	Power request. Reserved if DBGPCRN.PRESENT=0 or SYSPCRN=0. 0 Indicates that power is not requested for debug domain 31. 1 Indicates that power is requested for debug domain 31.
[0]	0b1	PRESENT	Indicates the presence of power domain control for debug domain 31. 0 Indicates that the power request is not implemented for debug domain 31. 1 Indicates that the power request is implemented for debug domain 31.

Debug Power Status Register 0, DBGPSR0

Indicates the power status for a debug domain.

The DBGPSR0 register characteristics are:

Attributes

Offset	0x0A80
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-194 DBGPSR0 register bit assignments

The following table shows the bit assignments.

Table 9-202 DBGPSR0 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1:0]	UNKNOWN	PR	Power status. 0x0 Debug domain n might not be powered. 0x1 Debug domain n is powered. 0x2 Reserved. 0x3 Debug domain n is powered and must remain powered until DBGPCRn.PR=0.

Debug Power Status Register 1, DBGPSR1

Indicates the power status for a debug domain.

The DBGPSR1 register characteristics are:

Attributes

Offset	0x0A84
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-195 DBGPSR1 register bit assignments

The following table shows the bit assignments.

Table 9-203 DBGPSR1 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1:0]	UNKNOWN	PR	Power status. 0x0 Debug domain n might not be powered. 0x1 Debug domain n is powered. 0x2 Reserved. 0x3 Debug domain n is powered and must remain powered until DBGPCRn.PR=0.

Debug Power Status Register 2, DBGPSR2

Indicates the power status for a debug domain.

The DBGPSR2 register characteristics are:

Attributes

Offset	0x0A88
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-196 DBGPSR2 register bit assignments

The following table shows the bit assignments.

Table 9-204 DBGPSR2 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1:0]	UNKNOWN	PR	Power status. 0x0 Debug domain n might not be powered. 0x1 Debug domain n is powered. 0x2 Reserved. 0x3 Debug domain n is powered and must remain powered until DBGPCRn.PR=0.

Debug Power Status Register 31, DBGPSR31

Indicates the power status for a debug domain.

The DBGPSR31 register characteristics are:

Attributes

Offset	0x0AFC
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-197 DBGPSR31 register bit assignments

The following table shows the bit assignments.

Table 9-205 DBGPSR31 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1:0]	UNKNOWN	PR	Power status. 0x0 Debug domain n might not be powered. 0x1 Debug domain n is powered. 0x2 Reserved. 0x3 Debug domain n is powered and must remain powered until DBGPCRn.PR=0.

System Power Control Register 0, SYSPCR0

Indicates whether power has been requested for a system domain.

The SYSPCR0 register characteristics are:

Attributes

Offset	0x0B00
Type	Read-write
Reset	0x00000001
Width	32

The following figure shows the bit assignments.




Figure 9-198 SYSPCR0 register bit assignments

The following table shows the bit assignments.

Table 9-206 SYSPCR0 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1]	0b0	PR	Power request. Reserved if DBGPCRn.PRESENT=0 or SYSPCRn=0. 0 Indicates that power is not requested for system domain 0. 1 Indicates that power is requested for system domain 0.
[0]	0b1	PRESENT	Indicates the presence of power domain control for system domain 0. 0 Indicates that the power request is not implemented for system domain 0. 1 Indicates that the power request is implemented for system domain 0.

System Power Control Register 1, SYSPCR1

Indicates whether power has been requested for a system domain.

The SYSPCR1 register characteristics are:

Attributes

Offset	0x0B04
Type	Read-write
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-199 SYSPCR1 register bit assignments

The following table shows the bit assignments.

Table 9-207 SYSPCR1 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1]	0b0	PR	Power request. Reserved if DBGPCRn.PRESENT=0 or SYSPCRn=0. 0 Indicates that power is not requested for system domain 1. 1 Indicates that power is requested for system domain 1.
[0]	UNKNOWN	PRESENT	Indicates the presence of power domain control for system domain 1. 0 Indicates that the power request is not implemented for system domain 1. 1 Indicates that the power request is implemented for system domain 1.

System Power Control Register 2, SYSPCR2

Indicates whether power has been requested for a system domain.

The SYSPCR2 register characteristics are:

Attributes

Offset	0x0B08
Type	Read-write
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-200 SYSPCR2 register bit assignments

The following table shows the bit assignments.

Table 9-208 SYSPCR2 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1]	0b0	PR	Power request. Reserved if DBGPCRN.PRESENT=0 or SYSPCRn=0. 0 Indicates that power is not requested for system domain 2. 1 Indicates that power is requested for system domain 2.
[0]	IMPLEMENTATION DEFINED	PRESENT	Indicates the presence of power domain control for system domain 2. 0 Indicates that the power request is not implemented for system domain 2. 1 Indicates that the power request is implemented for system domain 2.

System Power Control Register 31, SYSPCR31

Indicates whether power has been requested for a system domain.

The SYSPCR31 register characteristics are:

Attributes

Offset	0x0B7C
Type	Read-write
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-201 SYSPCR31 register bit assignments

The following table shows the bit assignments.

Table 9-209 SYSPCR31 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1]	0b0	PR	Power request. Reserved if DBGPCRN.PRESENT=0 or SYSPCRn=0. 0 Indicates that power is not requested for system domain 31. 1 Indicates that power is requested for system domain 31.
[0]	IMPLEMENTATION DEFINED	PRESENT	Indicates the presence of power domain control for system domain 31. 0 Indicates that the power request is not implemented for system domain 31. 1 Indicates that the power request is implemented for system domain 31.

System Power Status Register 0, SYSPSR0

Indicates the power status for a system domain.

The SYSPSR0 register characteristics are:

Attributes

Offset	0x0B80
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-202 SYSPSR0 register bit assignments

The following table shows the bit assignments.

Table 9-210 SYSPSR0 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1:0]	UNKNOWN	PR	Power status. 0x0 System domain n might not be powered. 0x1 System domain n is powered. 0x2 Reserved. 0x3 System domain n is powered and must remain powered until DBGPCRn.PR=0.

System Power Status Register 1, SYSPSR1

Indicates the power status for a system domain.

The SYSPSR1 register characteristics are:

Attributes

Offset	0x0B84
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-203 SYSPSR1 register bit assignments

The following table shows the bit assignments.

Table 9-211 SYSPSR1 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1:0]	UNKNOWN	PR	Power status. 0x0 System domain n might not be powered. 0x1 System domain n is powered. 0x2 Reserved. 0x3 System domain n is powered and must remain powered until DBGPCRn.PR=0.

System Power Status Register 2, SYSPSR2

Indicates the power status for a system domain.

The SYSPSR2 register characteristics are:

Attributes

Offset	0x0B88
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-204 SYSPSR2 register bit assignments

The following table shows the bit assignments.

Table 9-212 SYSPSR2 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1:0]	UNKNOWN	PR	Power status. 0x0 System domain n might not be powered. 0x1 System domain n is powered. 0x2 Reserved. 0x3 System domain n is powered and must remain powered until DBGPCRn.PR=0.

System Power Status Register 31, SYSPSR31

Indicates the power status for a system domain.

The SYSPSR31 register characteristics are:

Attributes

Offset	0x0BFC
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-205 SYSPSR31 register bit assignments

The following table shows the bit assignments.

Table 9-213 SYSPSR31 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1:0]	UNKNOWN	PR	Power status. 0x0 System domain n might not be powered. 0x1 System domain n is powered. 0x2 Reserved. 0x3 System domain n is powered and must remain powered until DBGPCRn.PR=0.

Power Request ID Register, PRIDR0

The Power request ID register indicates the version of the power request function.

The PRIDR0 register characteristics are:

Attributes

Offset	0x0C00
Type	Read-only
Reset	0x00000031
Width	32

The following figure shows the bit assignments.



Figure 9-206 PRIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-214 PRIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:6]	0x0	SBZ	Software should write the field as all 0s.
[5]	0b1	SYSRR	Indicates whether the system reset request functionality is present. 0 System reset request functionality is not implemented. 1 System reset request functionality is implemented. SYSRSTRR and SYSRSTAR are both implemented.
[4]	0b1	DBGRR	Indicates whether the debug reset request functionality is present. 0 Debug reset request functionality is not implemented. 1 Debug reset request functionality is implemented. DBGRSTRR and DBGRSTAR are both implemented.
[3:0]	0b0001	VERSION	Version of the power request function. Set according to the GPR_PRESENT parameter. 0x0 Power request functionality is not included. 0x1 Power request functionality version 1 is included.

Debug Reset Request Register, DBGRSTRR

Indicates the status of a debug reset request.

The DBGRSTRR register characteristics are:

Attributes

Offset	0x0C10
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-207 DBGRSTRR register bit assignments

The following table shows the bit assignments.

Table 9-215 DBGRSTRR register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	SBZ	Software should write the field as all 0s.
[0]	0b0	DBGRR	<p>Debug reset request. The software needs to clear this bit after setting it. There is no automatic mechanism to clear it.</p> <p>0 No reset is requested. cdbgrstreq output is LOW.</p> <p>1 Reset is requested. cdbgrstreq output is HIGH.</p>

Debug Reset Acknowledge Register, DBGRSTAR

Acknowledges a debug reset request.

The DBGRSTAR register characteristics are:

Attributes

Offset	0x0C14
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-208 DBGRSTAR register bit assignments

The following table shows the bit assignments.

Table 9-216 DBGRSTAR register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	SBZ	Software should write the field as all 0s.
[0]	0b0	DBGRA	Debug reset acknowledge. 0 No reset is requested or reset is not acknowledged. 1 Reset is acknowledged by the external reset controller.

System Reset Request Register, SYSRSTRR

Indicates the status of a system reset request.

The SYSRSTRR register characteristics are:

Attributes

Offset	0x0C18
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-209 SYSRSTRR register bit assignments

The following table shows the bit assignments.

Table 9-217 SYSRSTRR register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	SBZ	Software should write the field as all 0s.
[0]	0b0	SYSRR	System reset request. The software needs to clear this bit after setting it. There is no automatic mechanism to clear it. 0 No reset is requested. csysrstreq output is LOW. 1 Reset is requested. csysrstreq output is HIGH.

System Reset Acknowledge Register, SYSRSTAR

Acknowledges a system reset request.

The SYSRSTAR register characteristics are:

Attributes

Offset	0x0C1C
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-210 SYSRSTAR register bit assignments

The following table shows the bit assignments.

Table 9-218 SYSRSTAR register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	SBZ	Software should write the field as all 0s.
[0]	0b0	SYSRA	System reset acknowledge. 0 No reset is requested or reset is not acknowledged. 1 Reset is acknowledged by the external reset controller.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-211 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-219 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	UNKNOWN	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-219 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	UNKNOWN	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	UNKNOWN	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	UNKNOWN	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x47700AF7
Width	32

The following figure shows the bit assignments.




Figure 9-212 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-220 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b01000111011	ARCHITECT	Returns 0x23B, denoting Arm as architect of the component.
[20]	0b1	PRESENT	Returns 1, indicating that the DEVARCH register is present.
[19:16]	0b0000	REVISION	Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.
[15:0]	0xAF7	ARCHID	Architecture ID. Returns 0x0AF7, identifying ROM Table Architecture v0.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x000000-0
Width	32

The following figure shows the bit assignments.




Figure 9-213 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-221 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:6]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[5]	0b1	PRR	Indicates that power request functionality is included. Set by the GPR_PRESENT parameter. 0 GPR is not included (css600_apbrom). 1 GPR is included (css600_apbrom_gpr).
[4]	IMPLEMENTATION DEFINED	SYSTEMEM	Indicates whether system memory is present on the bus. Set by the SYSTEMEM parameter. 0 System memory is not present and the bus is a dedicated debug bus. 1 Indicates that there is system memory on the bus.
[3]	0b0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[2:0]	0b000	FORMAT	Indicates that this is a 32-bit ROM table.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.



Figure 9-214 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-222 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	IMPLEMENTATION DEFINED	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-215 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-223 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-216 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-224 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-217 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-225 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.



Figure 9-218 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-226 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	IMPLEMENTATION DEFINED	PART_0	Part number, bits[7:0]. Set by the configuration inputs part_number[7:0]

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.



Figure 9-219 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-227 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	IMPLEMENTATION DEFINED	DES_0	JEP106 identification code, bits[3:0]. Set by the configuration inputs jep106_id[3:0] . Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	IMPLEMENTATION DEFINED	PART_1	Part number, bits[11:8]. Set by the configuration inputs part_number[11:8] .

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-220 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-228 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	IMPLEMENTATION DEFINED	REVISION	Revision. Set by the configuration inputs revision[3:0].
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	IMPLEMENTATION DEFINED	DES_1	JEP106 identification code, bits[6:4]. Set by the configuration inputs jep106_id[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-221 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-229 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-222 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-230 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-223 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-231 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-224 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-232 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-225 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-233 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b101110001	PRMBL_3	Preamble. Returns 0xB1.

9.10 css600_atbfunnel_prog introduction

This section describes the programmers model of the css600_atbfunnel_prog.

This section contains the following subsections:

- [9.10.1 Register summary on page 9-406.](#)
- [9.10.2 Register descriptions on page 9-407.](#)

9.10.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-234 css600_atbfunnel_prog - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	FUNNELCONTROL	RW	0x00000300	32	<i>Funnel Control register, FUNNELCONTROL on page 9-408</i>
0x0004	PRIORITYCONTROL	RW	0x00000000	32	<i>Priority Control register, PRIORITYCONTROL on page 9-411</i>
0x0EEC	ITATBDATA0	RW	0x00000000	32	<i>Integration test data register, ITATBDATA0 on page 9-412</i>
0x0EF0	ITATBCTR3	RW	0x00000000	32	<i>Integration test control register 3, ITATBCTR3 on page 9-416</i>
0x0EF4	ITATBCTR2	RW	0x00000000	32	<i>Integration test control register 2, ITATBCTR2 on page 9-417</i>
0x0EF8	ITATBCTR1	RW	0x00000000	32	<i>Integration test control register 1, ITATBCTR1 on page 9-418</i>
0x0EFC	ITATBCTR0	RW	0x00000000	32	<i>Integration test control register 0, ITATBCTR0 on page 9-419</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-420</i>
0x0FA0	CLAIMSET	RW	0x0000000F	32	<i>Claim Tag Set Register, CLAIMSET on page 9-421</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-422</i>
0x0FA8	DEVAFF0	RO	0x00000000	32	<i>Device Affinity register 0, DEVAFF0 on page 9-423</i>
0x0FAC	DEVAFF1	RO	0x00000000	32	<i>Device Affinity register 1, DEVAFF1 on page 9-424</i>
0x0FB8	AUTHSTATUS	RO	0x00000000	32	<i>Authentication Status Register, AUTHSTATUS on page 9-425</i>
0x0FBC	DEVARCH	RO	0x00000000	32	<i>Device Architecture Register, DEVARCH on page 9-427</i>
0x0FC0	DEVID2	RO	0x00000000	32	<i>Device Configuration Register 2, DEVID2 on page 9-428</i>
0x0FC4	DEVID1	RO	0x00000000	32	<i>Device Configuration Register 1, DEVID1 on page 9-429</i>
0x0FC8	DEVID	RO	0x0000003-	32	<i>Device Configuration Register, DEVID on page 9-430</i>

Table 9-234 css600_atbfunnel_prog - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FCC	DEVTYPE	RO	0x00000012	32	<i>Device Type Identifier Register, DEVTYPE on page 9-431</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-432</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-433</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-434</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-435</i>
0x0FE0	PIDR0	RO	0x000000EB	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-436</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-437</i>
0x0FE8	PIDR2	RO	0x0000001B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-438</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-439</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-440</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-441</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-442</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-443</i>

9.10.2 Register descriptions

This section describes the css600_atbfunnel_prog registers.

9.10.1 Register summary on page 9-406 provides cross references to individual registers.

Funnel Control register, FUNNELCONTROL

The Funnel Control register is for enabling each of the trace sources and controlling the hold time for switching between them.

The FUNNELCONTROL register characteristics are:

Attributes

Offset	0x0000
Type	Read-write
Reset	0x00000300
Width	32

The following figure shows the bit assignments.




Figure 9-226 FUNNELCONTROL register bit assignments

The following table shows the bit assignments.

Table 9-235 FUNNELCONTROL register bit assignments

Bits	Reset value	Name	Function
[31:13]	0x0	SBZ	Software should write the field as all 0s.
[12]	0b0	FLUSH_NORMAL	This bit, when clear, allows slave ports that are already flushed to receive further data even if there are other ports that have not completed flush. If set, a port that has completed flush is not be allowed to receive further data until all ports have completed flush.

Table 9-235 FUNNELCONTROL register bit assignments (continued)

Bits	Reset value	Name	Function
[11:8]	0b0011	HT	<p>Hold time. Value sets the minimum hold time before switching trace sources (funnel inputs) based on the ID. Value used is programmed value + 1.</p> <p>0x0 1 transaction hold time. 0x1 2 transactions hold time. 0x2 3 transactions hold time. 0x3 4 transactions hold time. 0x4 5 transactions hold time. 0x5 6 transactions hold time. 0x6 7 transactions hold time. 0x7 8 transactions hold time. 0x8 9 transactions hold time. 0x9 10 transactions hold time. 0xA 11 transactions hold time. 0xB 12 transactions hold time. 0xC 13 transactions hold time. 0xD 14 transactions hold time. 0xE 15 transactions hold time. 0xF Reserved.</p>
[7]	0b0	ENS7	<p>Enable slave interface 7.</p> <p>0 Slave interface disabled. 1 Slave interface enabled.</p>
[6]	0b0	ENS6	<p>Enable slave interface 6.</p> <p>0 Slave interface disabled. 1 Slave interface enabled.</p>
[5]	0b0	ENS5	<p>Enable slave interface 5.</p> <p>0 Slave interface disabled. 1 Slave interface enabled.</p>
[4]	0b0	ENS4	<p>Enable slave interface 4.</p> <p>0 Slave interface disabled. 1 Slave interface enabled.</p>
[3]	0b0	ENS3	<p>Enable slave interface 3.</p> <p>0 Slave interface disabled. 1 Slave interface enabled.</p>

Table 9-235 FUNNELCONTROL register bit assignments (continued)

Bits	Reset value	Name	Function
[2]	0b0	ENS2	Enable slave interface 2. 0 Slave interface disabled. 1 Slave interface enabled.
[1]	0b0	ENS1	Enable slave interface 1. 0 Slave interface disabled. 1 Slave interface enabled.
[0]	0b0	ENS0	Enable slave interface 0. 0 Slave interface disabled. 1 Slave interface enabled.

Priority Control register, PRIORITYCONTROL

The Priority Control register is for setting the priority of each port of the funnel. It is a requirement of the programming software that the ports are all disabled before the priority control register contents are changed. Changing the port priorities in real time is not supported. If the priority control register is written when one or more of the ports are enabled, then the write is silently rejected and the value in the priority control register remains unchanged. The lower the priority value, the higher is its priority when selecting the next port to be serviced. If two or more ports have the same priority value, then the lowest numbered port is serviced first.

The PRIORITYCONTROL register characteristics are:

Attributes

Offset	0x0004
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-227 PRIORITYCONTROL register bit assignments

The following table shows the bit assignments.

Table 9-236 PRIORITYCONTROL register bit assignments

Bits	Reset value	Name	Function
[31:24]	0b00000000	SBZ	Software should write the field as all 0s.
[23:21]	0b000	PRIPORT7	Priority value for port 7
[20:18]	0b000	PRIPORT6	Priority value for port 6
[17:15]	0b000	PRIPORT5	Priority value for port 5
[14:12]	0b000	PRIPORT4	Priority value for port 4
[11:9]	0b000	PRIPORT3	Priority value for port 3
[8:6]	0b000	PRIPORT2	Priority value for port 2
[5:3]	0b000	PRIPORT1	Priority value for port 1
[2:0]	0b000	PRIPORT0	Priority value for port 0

Integration test data register, ITATBDATA0

This register allows observability and controllability of the ATDATA buses into and out of the funnel. For slave signals coming into the funnel, the register views the ports that are selected through the funnel control register. Only one port must be selected for integration test.

The ITATBDATA0 register characteristics are:

Attributes

Offset	0x0EEC
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-228 ITATBDATA0 register bit assignments

The following table shows the bit assignments.

Table 9-237 ITATBDATA0 register bit assignments

Bits	Reset value	Name	Function
[31:17]	0b0000000000000000	SBZ	Software should write the field as all 0s.
[16]	0b0	ATDATA127	<p>Reads <code>atdata_s[127]</code> and writes <code>atdata_m[127]</code>.</p> <p>0 On reads, the value of <code>atdata_s[127]</code> is 0. On writes, sets <code>atdata_m[127]</code> to 0.</p> <p>1 On reads, the value of <code>atdata_s[127]</code> is 1. On writes, sets <code>atdata_m[127]</code> to 1.</p>

Table 9-237 ITATBDATA0 register bit assignments (continued)

Bits	Reset value	Name	Function
[15]	0b0	ATDATA119	<p>Reads atdata_s[119] and writes atdata_m[119].</p> <p>0 On reads, the value of atdata_s[119] is 0. On writes, sets atdata_m[119] to 0.</p> <p>1 On reads, the value of atdata_s[119] is 1. On writes, sets atdata_m[119] to 1.</p>
[14]	0b0	ATDATA111	<p>Reads atdata_s[111] and writes atdata_m[111].</p> <p>0 On reads, the value of atdata_s[111] is 0. On writes, sets atdata_m[111] to 0.</p> <p>1 On reads, the value of atdata_s[111] is 1. On writes, sets atdata_m[111] to 1.</p>
[13]	0b0	ATDATA103	<p>Reads atdata_s[103] and writes atdata_m[103].</p> <p>0 On reads, the value of atdata_s[103] is 0. On writes, sets atdata_m[103] to 0.</p> <p>1 On reads, the value of atdata_s[103] is 1. On writes, sets atdata_m[103] to 1.</p>
[12]	0b0	ATDATA95	<p>Reads atdata_s[95] and writes atdata_m[95].</p> <p>0 On reads, the value of atdata_s[95] is 0. On writes, sets atdata_m[95] to 0.</p> <p>1 On reads, the value of atdata_s[95] is 1. On writes, sets atdata_m[95] to 1.</p>
[11]	0b0	ATDATA87	<p>Reads atdata_s[87] and writes atdata_m[87].</p> <p>0 On reads, the value of atdata_s[87] is 0. On writes, sets atdata_m[87] to 0.</p> <p>1 On reads, the value of atdata_s[87] is 1. On writes, sets atdata_m[87] to 1.</p>
[10]	0b0	ATDATA79	<p>Reads atdata_s[79] and writes atdata_m[79].</p> <p>0 On reads, the value of atdata_s[79] is 0. On writes, sets atdata_m[79] to 0.</p> <p>1 On reads, the value of atdata_s[79] is 1. On writes, sets atdata_m[79] to 1.</p>
[9]	0b0	ATDATA71	<p>Reads atdata_s[71] and writes atdata_m[71].</p> <p>0 On reads, the value of atdata_s[71] is 0. On writes, sets atdata_m[71] to 0.</p> <p>1 On reads, the value of atdata_s[71] is 1. On writes, sets atdata_m[71] to 1.</p>

Table 9-237 ITATBDATA0 register bit assignments (continued)

Bits	Reset value	Name	Function
[8]	0b0	ATDATA63	<p>Reads atdata_s[63] and writes atdata_m[63].</p> <p>0 On reads, the value of atdata_s[63] is 0. On writes, sets atdata_m[63] to 0.</p> <p>1 On reads, the value of atdata_s[63] is 1. On writes, sets atdata_m[63] to 1.</p>
[7]	0b0	ATDATA55	<p>Reads atdata_s[55] and writes atdata_m[55].</p> <p>0 On reads, the value of atdata_s[55] is 0. On writes, sets atdata_m[55] to 0.</p> <p>1 On reads, the value of atdata_s[55] is 1. On writes, sets atdata_m[55] to 1.</p>
[6]	0b0	ATDATA47	<p>Reads atdata_s[47] and writes atdata_m[47].</p> <p>0 On reads, the value of atdata_s[47] is 0. On writes, sets atdata_m[47] to 0.</p> <p>1 On reads, the value of atdata_s[47] is 1. On writes, sets atdata_m[47] to 1.</p>
[5]	0b0	ATDATA39	<p>Reads atdata_s[39] and writes atdata_m[39].</p> <p>0 On reads, the value of atdata_s[39] is 0. On writes, sets atdata_m[39] to 0.</p> <p>1 On reads, the value of atdata_s[39] is 1. On writes, sets atdata_m[39] to 1.</p>
[4]	0b0	ATDATA31	<p>Reads atdata_s[31] and writes atdata_m[31].</p> <p>0 On reads, the value of atdata_s[31] is 0. On writes, sets atdata_m[31] to 0.</p> <p>1 On reads, the value of atdata_s[31] is 1. On writes, sets atdata_m[31] to 1.</p>
[3]	0b0	ATDATA23	<p>Reads atdata_s[23] and writes atdata_m[23].</p> <p>0 On reads, the value of atdata_s[23] is 0. On writes, sets atdata_m[23] to 0.</p> <p>1 On reads, the value of atdata_s[23] is 1. On writes, sets atdata_m[23] to 1.</p>
[2]	0b0	ATDATA15	<p>Reads atdata_s[15] and writes atdata_m[15].</p> <p>0 On reads, the value of atdata_s[15] is 0. On writes, sets atdata_m[15] to 0.</p> <p>1 On reads, the value of atdata_s[15] is 1. On writes, sets atdata_m[15] to 1.</p>

Table 9-237 ITATBDATA0 register bit assignments (continued)

Bits	Reset value	Name	Function
[1]	0b0	ATDATA7	<p>Reads atdata_s[7] and writes atdata_m[7].</p> <p>0 On reads, the value of atdata_s[7] is 0. On writes, sets atdata_m[7] to 0.</p> <p>1 On reads, the value of atdata_s[7] is 1. On writes, sets atdata_m[7] to 1.</p>
[0]	0b0	ATDATA0	<p>Reads atdata_s[0] and writes atdata_m[0].</p> <p>0 On reads, the value of atdata_s[0] is 0. On writes, sets atdata_m[0] to 0.</p> <p>1 On reads, the value of atdata_s[0] is 1. On writes, sets atdata_m[0] to 1.</p>

Integration test control register 3, ITATBCTR3

This register allows observability and controllability of the SYNCREQ signals into, and out of, the funnel. Only one slave interface must be selected for integration test. The syncreq receiver on the master interface has a latching function to capture a pulse arriving on that input. The arrival of a pulse sets the latch so that the value can be read. Reading the register clears the latch. Reading a 1 indicates that a **syncreq_m** pulse arrived since the last read. Reading a 0 indicates that no **syncreq_m** pulse has arrived. Writing a 1 to the register causes a **syncreq_s** pulse to be generated to the upstream component.

The ITATBCTR3 register characteristics are:

Attributes

Offset	0x0EF0
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-229 ITATBCTR3 register bit assignments

The following table shows the bit assignments.

Table 9-238 ITATBCTR3 register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	SBZ	Software should write the field as all 0s.
[0]	0b0	SYNCREQ	<p>Reads and controls the SYNCREQ signals into, and out of, the funnel. Reading clears the latch.</p> <p>0 On reads: no syncreq_m pulse has arrived. On writes: no effect.</p> <p>1 On reads: a syncreq_m pulse arrived since the last read. On writes: generates a syncreq_s pulse to the upstream component.</p>

Integration test control register 2, ITATBCTR2

This register allows observability and controllability of the afvalid and atready signals into, and out of, the funnel. For slave signals coming into the funnel, the register views the ports that are selected through the funnel control register. Only one port must be selected for integration test.

The ITATBCTR2 register characteristics are:

Attributes

Offset	0x0EF4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-230 ITATBCTR2 register bit assignments

The following table shows the bit assignments.

Table 9-239 ITATBCTR2 register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1]	0b0	AFVALID	Reads and controls the afvalid signals into, and out of, the funnel. 0 On reads: afvalid_m is LOW. On writes: sets afvalid_s LOW. 1 On reads: afvalid_m is HIGH. On writes: sets afvalid_s HIGH.
[0]	0b0	ATREADY	Reads and controls the atready signal into, and out of, the funnel. 0 On reads: atready_m is LOW. On writes: sets atready_s LOW. 1 On reads: atready_m is HIGH. On writes: sets atready_s HIGH.

Integration test control register 1, ITATBCTR1

This register allows observability and controllability of the ATID buses into, and out of, the funnel. For slave signals coming into the funnel, the register views the ports that are selected through the funnel control register. Only one port must be selected for integration test.

The ITATBCTR1 register characteristics are:

Attributes

Offset	0x0EF8
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-231 ITATBCTR1 register bit assignments

The following table shows the bit assignments.

Table 9-240 ITATBCTR1 register bit assignments

Bits	Reset value	Name	Function
[31:7]	0x0	SBZ	Software should write the field as all 0s.
[6:0]	0b0000000	ATID	When read returns the value on atid_s , when written drives the value on atid_m .

Integration test control register 0, ITATBCTR0

This register allows observability and controllability of the ATBYTES buses, and AFREADY and ATVALID signals into, and out of, the funnel. For slave signals coming into the funnel, the register views the ports that are selected through the funnel control register. Only one port must be selected for integration test.

The ITATBCTR0 register characteristics are:

Attributes

Offset	0x0EFC
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-232 ITATBCTR0 register bit assignments

The following table shows the bit assignments.

Table 9-241 ITATBCTR0 register bit assignments

Bits	Reset value	Name	Function
[31:10]	0x0	SBZ	Software should write the field as all 0s.
[9:8]	0b00	ATBYTES	Reads the value on atbytes_s[1:0] and writes the values on atbytes_m[1:0] .
[7:2]	0b000000	SBZ	Software should write the field as all 0s.
[1]	0b0	AFREADY	Reads and controls the afready signals into, and out of, the funnel. 0 On reads: afready_s is LOW. On writes: sets afready_m LOW. 1 On reads: afready_s is HIGH. On writes: sets afready_m HIGH.
[0]	0b0	ATVALID	Reads and controls the atvalid signals into, and out of, the funnel. 0 On reads: atvalid_s is LOW. On writes: sets atvalid_m LOW. 1 On reads: atvalid_s is HIGH. On writes: sets atvalid_m HIGH.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-233 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-242 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x0000000F
Width	32

The following figure shows the bit assignments.




Figure 9-234 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-243 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b1111	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-235 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-244 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b0000	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Device Affinity register 0, DEVAFF0

Enables a debugger to determine if two components have an affinity with each other.

The DEVAFF0 register characteristics are:

Attributes

Offset	0x0FA8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-236 DEVAFF0 register bit assignments

The following table shows the bit assignments.

Table 9-245 DEVAFF0 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	DEVAFF0	This field is RAZ.

Device Affinity register 1, DEVAFF1

Enables a debugger to determine if two components have an affinity with each other.

The DEVAFF1 register characteristics are:

Attributes

Offset	0x0FAC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-237 DEVAFF1 register bit assignments

The following table shows the bit assignments.

Table 9-246 DEVAFF1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	DEVAFF1	This field is RAZ.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-238 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-247 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	0b00	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-247 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	0b00	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	0b00	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	0b00	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-239 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-248 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b000000000000	ARCHITECT	Returns 0.
[20]	0b0	PRESENT	Returns 0, indicating that the DEVARCH register is not present.
[19:16]	0b0000	REVISION	Returns 0
[15:0]	0x0	ARCHID	Returns 0.

Device Configuration Register 2, DEVID2

Contains an IMPLEMENTATION DEFINED value.

The DEVID2 register characteristics are:

Attributes

Offset	0x0FC0
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-240 DEVID2 register bit assignments

The following table shows the bit assignments.

Table 9-249 DEVID2 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	DEVID2	This field is RAZ.

Device Configuration Register 1, DEVID1

Contains an IMPLEMENTATION-DEFINED value.

The DEVID1 register characteristics are:

Attributes

Offset	0x0FC4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-241 DEVID1 register bit assignments

The following table shows the bit assignments.

Table 9-250 DEVID1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	DEVID1	This field is RAZ.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x0000003-
Width	32

The following figure shows the bit assignments.




Figure 9-242 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-251 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0011	SCHEME	Indicates priority scheme implemented. Input priority is controlled by the PRIORITYCONTROL register.
[3:0]	IMPLEMENTATION DEFINED	PORTCOUNT	Indicates the number of input ports connected.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000012
Width	32

The following figure shows the bit assignments.



Figure 9-243 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-252 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0001	SUB	Minor classification. Returns 0x1, indicating this component is a Funnel/Router.
[3:0]	0b0010	MAJOR	Major classification. Returns 0x2, indicating this component is a Trace Link.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-244 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-253 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-245 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-254 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-246 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-255 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-247 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-256 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000EB
Width	32

The following figure shows the bit assignments.



Figure 9-248 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-257 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b111101011	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-249 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-258 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000001B
Width	32

The following figure shows the bit assignments.




Figure 9-250 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-259 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0001	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-251 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-260 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-252 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-261 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-253 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-262 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-254 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-263 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.




Figure 9-255 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-264 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

9.11 css600_atbreplicator_prog introduction

This section describes the programmers model of the css600_atbreplicator_prog.

This section contains the following subsections:

- [9.11.1 Register summary on page 9-444.](#)
- [9.11.2 Register descriptions on page 9-445.](#)

9.11.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-265 css600_atbreplicator_prog - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	IDFILTO	RW	0x00000000	32	<i>ID filtering control 0 register, IDFILTO on page 9-446</i>
0x0004	IDFILTI	RW	0x00000000	32	<i>ID filtering control 1 register, IDFILTI on page 9-448</i>
0x0EF8	ITATBCTRL	RW	0x00000000	32	<i>Integration Test Control register, ITATBCTRL on page 9-450</i>
0x0EFC	ITATBSTAT	RW	0x00000000	32	<i>Integration Test Status register, ITATBSTAT on page 9-451</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-452</i>
0x0FA0	CLAIMSET	RW	0x0000000F	32	<i>Claim Tag Set Register, CLAIMSET on page 9-453</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-454</i>
0x0FA8	DEVAFF0	RO	0x00000000	32	<i>Device Affinity register 0, DEVAFF0 on page 9-455</i>
0x0FAC	DEVAFF1	RO	0x00000000	32	<i>Device Affinity register 1, DEVAFF1 on page 9-456</i>
0x0FB8	AUTHSTATUS	RO	0x00000000	32	<i>Authentication Status Register, AUTHSTATUS on page 9-457</i>
0x0FBC	DEVARCH	RO	0x00000000	32	<i>Device Architecture Register, DEVARCH on page 9-459</i>
0x0FC0	DEVID2	RO	0x00000000	32	<i>Device Configuration Register 2, DEVID2 on page 9-460</i>
0x0FC4	DEVID1	RO	0x00000000	32	<i>Device Configuration Register 1, DEVID1 on page 9-461</i>
0x0FC8	DEVID	RO	0x00000032	32	<i>Device Configuration Register, DEVID on page 9-462</i>
0x0FCC	DEVTYPE	RO	0x00000022	32	<i>Device Type Identifier Register, DEVTYPE on page 9-463</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-464</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-465</i>

Table 9-265 css600_atbreplicator_prog - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-466</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-467</i>
0x0FE0	PIDR0	RO	0x000000EC	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-468</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-469</i>
0x0FE8	PIDR2	RO	0x0000001B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-470</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-471</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-472</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-473</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-474</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-475</i>

9.11.2 Register descriptions

This section describes the css600_atbreplicator_prog registers.

[9.11.1 Register summary on page 9-444](#) provides cross references to individual registers.

ID filtering control 0 register, IDFILTO

Controls ID filtering for master interface 0.

The IDFILTO register characteristics are:

Attributes

Offset	0x0000
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-256 IDFILTO register bit assignments

The following table shows the bit assignments.

Table 9-266 IDFILTO register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	SBZ	Software should write the field as all 0s.
[7]	0b0	ID0_70_7F	Enable/disable ID filtering for IDs 0x70 to 0x7F. 0 Transactions with these IDs are passed on to master interface 0. 1 Transactions with these IDs are discarded by the replicator.
[6]	0b0	ID0_60_6F	Enable/disable ID filtering for IDs 0x60 to 0x6F. 0 Transactions with these IDs are passed on to master interface 0. 1 Transactions with these IDs are discarded by the replicator.
[5]	0b0	ID0_50_5F	Enable/disable ID filtering for IDs 0x50 to 0x5F. 0 Transactions with these IDs are passed on to master interface 0. 1 Transactions with these IDs are discarded by the replicator.
[4]	0b0	ID0_40_4F	Enable/disable ID filtering for IDs 0x40 to 0x4F. 0 Transactions with these IDs are passed on to master interface 0. 1 Transactions with these IDs are discarded by the replicator.

Table 9-266 IDFILTO register bit assignments (continued)

Bits	Reset value	Name	Function
[3]	0b0	ID0_30_3F	Enable/disable ID filtering for IDs 0x30 to 0x3F. 0 Transactions with these IDs are passed on to master interface 0. 1 Transactions with these IDs are discarded by the replicator.
[2]	0b0	ID0_20_2F	Enable/disable ID filtering for IDs 0x20 to 0x2F. 0 Transactions with these IDs are passed on to master interface 0. 1 Transactions with these IDs are discarded by the replicator.
[1]	0b0	ID0_10_1F	Enable/disable ID filtering for IDs 0x10 to 0x1F. 0 Transactions with these IDs are passed on to master interface 0. 1 Transactions with these IDs are discarded by the replicator.
[0]	0b0	ID0_00_0F	Enable/disable ID filtering for IDs 0x00 to 0x0F. 0 Transactions with these IDs are passed on to master interface 0. 1 Transactions with these IDs are discarded by the replicator.

ID filtering control 1 register, IDFILT1

Controls ID filtering for master interface 1.

The IDFILT1 register characteristics are:

Attributes

Offset	0x0004
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-257 IDFILT1 register bit assignments

The following table shows the bit assignments.

Table 9-267 IDFILT1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	SBZ	Software should write the field as all 0s.
[7]	0b0	ID1_70_7F	Enable/disable ID filtering for IDs 0x70 to 0x7F. 0 Transactions with these IDs are passed on to master interface 1. 1 Transactions with these IDs are discarded by the replicator.
[6]	0b0	ID1_60_6F	Enable/disable ID filtering for IDs 0x60 to 0x6F. 0 Transactions with these IDs are passed on to master interface 1. 1 Transactions with these IDs are discarded by the replicator.
[5]	0b0	ID1_50_5F	Enable/disable ID filtering for IDs 0x50 to 0x5F. 0 Transactions with these IDs are passed on to master interface 1. 1 Transactions with these IDs are discarded by the replicator.
[4]	0b0	ID1_40_4F	Enable/disable ID filtering for IDs 0x40 to 0x4F. 0 Transactions with these IDs are passed on to master interface 1. 1 Transactions with these IDs are discarded by the replicator.

Table 9-267 IDFIL1 register bit assignments (continued)

Bits	Reset value	Name	Function
[3]	0b0	ID1_30_3F	Enable/disable ID filtering for IDs 0x30 to 0x3F. 0 Transactions with these IDs are passed on to master interface 1. 1 Transactions with these IDs are discarded by the replicator.
[2]	0b0	ID1_20_2F	Enable/disable ID filtering for IDs 0x20 to 0x2F. 0 Transactions with these IDs are passed on to master interface 1. 1 Transactions with these IDs are discarded by the replicator.
[1]	0b0	ID1_10_1F	Enable/disable ID filtering for IDs 0x10 to 0x1F. 0 Transactions with these IDs are passed on to master interface 1. 1 Transactions with these IDs are discarded by the replicator.
[0]	0b0	ID1_00_0F	Enable/disable ID filtering for IDs 0x00 to 0x0F. 0 Transactions with these IDs are passed on to master interface 1. 1 Transactions with these IDs are discarded by the replicator.

Integration Test Control register, ITATBCTRL

Integration test control 0. Control of **atready_s** and **atvalid_m**.

The ITATBCTRL register characteristics are:

Attributes

Offset	0x0EF8
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-258 ITATBCTRL register bit assignments

The following table shows the bit assignments.

Table 9-268 ITATBCTRL register bit assignments

Bits	Reset value	Name	Function
[31:5]	0x0	SBZ	Software should write the field as all 0s.
[4]	0b0	ATREADY5	On reads: returns the value written to the register. On writes: 0 Sets static 0 on atready_s . 1 Sets static 1 on atready_s .
[3]	0b0	SBZ	Software should write the field as all 0s.
[2]	0b0	ATVALIDM1	On reads: returns the value written to the register. On writes: 0 Sets static 0 on atvalid_m1 . 1 Sets static 1 on atvalid_m1 .
[1]	0b0	SBZ	Software should write the field as all 0s.
[0]	0b0	ATVALIDM0	On reads: returns the value written to the register. On writes: 0 Sets static 0 on atvalid_m0 . 1 Sets static 1 on atvalid_m0 .

Integration Test Status register, ITATBSTAT

Integration test mode Status. Observability of **atvalid_s** and **atready_m**.

The ITATBSTAT register characteristics are:

Attributes

Offset	0x0EFC
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-259 ITATBSTAT register bit assignments

The following table shows the bit assignments.

Table 9-269 ITATBSTAT register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3]	0b0	ATVALIDS	Returns the value on atvalid_s .
[2]	0b0	SBZ	Software should write the field as all 0s.
[1]	0b0	ATREADYM1	Returns the value on atready_m1 .
[0]	0b0	ATREADYM0	Returns the value on atready_m0 .

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-260 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-270 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x0000000F
Width	32

The following figure shows the bit assignments.




Figure 9-261 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-271 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b1111	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-262 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-272 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b0000	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Device Affinity register 0, DEVAFF0

Enables a debugger to determine if two components have an affinity with each other.

The DEVAFF0 register characteristics are:

Attributes

Offset	0x0FA8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-263 DEVAFF0 register bit assignments

The following table shows the bit assignments.

Table 9-273 DEVAFF0 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	DEVAFF0	This field is RAZ.

Device Affinity register 1, DEVAFF1

Enables a debugger to determine if two components have an affinity with each other.

The DEVAFF1 register characteristics are:

Attributes

Offset	0x0FAC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-264 DEVAFF1 register bit assignments

The following table shows the bit assignments.

Table 9-274 DEVAFF1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	DEVAFF1	This field is RAZ.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-265 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-275 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	0b00	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-275 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	0b00	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	0b00	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	0b00	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-266 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-276 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b000000000000	ARCHITECT	Returns 0.
[20]	0b0	PRESENT	Returns 0, indicating that the DEVARCH register is not present.
[19:16]	0b0000	REVISION	Returns 0
[15:0]	0x0	ARCHID	Returns 0.

Device Configuration Register 2, DEVID2

Contains an IMPLEMENTATION DEFINED value.

The DEVID2 register characteristics are:

Attributes

Offset	0x0FC0
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-267 DEVID2 register bit assignments

The following table shows the bit assignments.

Table 9-277 DEVID2 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	DEVID2	This field is RAZ.

Device Configuration Register 1, DEVID1

Contains an IMPLEMENTATION DEFINED value.

The DEVID1 register characteristics are:

Attributes

Offset	0x0FC4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-268 DEVID1 register bit assignments

The following table shows the bit assignments.

Table 9-278 DEVID1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	DEVID1	This field is RAZ.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x00000032
Width	32

The following figure shows the bit assignments.



Figure 9-269 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-279 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:6]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[5:4]	0b11	RESERVED	Reserved. Returns 0x3. Software must not rely on this value.
[3:0]	0b0010	PORTCOUNT	Indicates the number of master ports implemented.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000022
Width	32

The following figure shows the bit assignments.




Figure 9-270 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-280 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0010	SUB	Minor classification. Returns 0x2, indicates this component is a Filter.
[3:0]	0b0010	MAJOR	Major classification. Returns 0x2, indicating this component is a Trace Link.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-271 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-281 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-272 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-282 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-273 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-283 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-274 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-284 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000EC
Width	32

The following figure shows the bit assignments.



Figure 9-275 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-285 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b111101100	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-276 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-286 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000001B
Width	32

The following figure shows the bit assignments.




Figure 9-277 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-287 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0001	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-278 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-288 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-279 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-289 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-280 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-290 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-281 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-291 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-282 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-292 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

9.12 css600_tmc_etb introduction

This section describes the programmers model of the `css600_tmc_etb`.

This section contains the following subsections:

- [9.12.1 Register summary](#) on page 9-476.
- [9.12.2 Register descriptions](#) on page 9-477.

9.12.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-293 `css600_tmc_etb` - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0004	RSZ	RO	0x-----	32	<i>RAM Size register, RSZ</i> on page 9-478
0x000C	STS	RW	0x000000--	32	<i>Status register, STS</i> on page 9-479
0x0010	RRD	RO	0x-----	32	<i>RAM Read Data register, RRD</i> on page 9-481
0x0014	RRP	RW	0x-----	32	<i>RAM Read Pointer register, RRP</i> on page 9-482
0x0018	RWP	RW	0x-----	32	<i>RAM Write Pointer register, RWP</i> on page 9-483
0x001C	TRG	RW	0x-----	32	<i>Trigger Counter register, TRG</i> on page 9-484
0x0020	CTL	RW	0x00000000	32	<i>Control Register, CTL</i> on page 9-485
0x0024	RWD	WO	0x00000000	32	<i>RAM Write Data register, RWD</i> on page 9-486
0x0028	MODE	RW	0x000000--	32	<i>Mode register, MODE</i> on page 9-487
0x002C	LBUFLEVEL	RO	0x-----	32	<i>Latched Buffer Fill Level, LBUFLEVEL</i> on page 9-488
0x0030	CBUFLEVEL	RO	0x-----	32	<i>Current Buffer Fill Level, CBUFLEVEL</i> on page 9-489
0x0034	BUFWM	RW	0x-----	32	<i>Buffer Level Water Mark, BUFWM</i> on page 9-490
0x0300	FFSR	RO	0x0000000-	32	<i>Formatter and Flush Status Register, FFSR</i> on page 9-491
0x0304	FFCR	RW	0x00000000	32	<i>Formatter and Flush Control Register, FFCR</i> on page 9-492
0x0308	PSCR	RW	0x0000000A	32	<i>Periodic Synchronization Counter Register, PSCR</i> on page 9-495
0x0EE0	ITEVTINTR	WO	0x00000000	32	<i>Integration Test Event and Interrupt Control Register, ITEVTINTR</i> on page 9-496

Table 9-293 css600_tmc_etb - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0EE8	ITTRFLIN	RO	0x00000000	32	<i>Integration Test Trigger In and Flush In register, ITTRFLIN on page 9-497</i>
0x0EEC	ITATBDATA0	RO	0x00000000	32	<i>Integration Test ATB Data 0 Register, ITATBDATA0 on page 9-498</i>
0x0EF0	ITATBCTR2	WO	0x00000000	32	<i>Integration Test ATB Control 2 Register, ITATBCTR2 on page 9-500</i>
0x0EF4	ITATBCTR1	RO	0x00000000	32	<i>Integration Test ATB Control 1 Register, ITATBCTR1 on page 9-501</i>
0x0EF8	ITATBCTR0	RO	0x00000000	32	<i>Integration Test ATB Control 0 Register, ITATBCTR0 on page 9-502</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-503</i>
0x0FA0	CLAIMSET	RW	0x0000000F	32	<i>Claim Tag Set Register, CLAIMSET on page 9-504</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-505</i>
0x0FB8	AUTHSTATUS	RO	0x00000000	32	<i>Authentication Status Register, AUTHSTATUS on page 9-506</i>
0x0FC4	DEVID1	RO	0x00000001	32	<i>Device Configuration Register 1, DEVID1 on page 9-508</i>
0x0FC8	DEVID	RO	0x00000-00	32	<i>Device Configuration Register, DEVID on page 9-509</i>
0x0FCC	DEVTYPE	RO	0x00000021	32	<i>Device Type Identifier Register, DEVTYPE on page 9-510</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-511</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-512</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-513</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-514</i>
0x0FE0	PIDR0	RO	0x000000E9	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-515</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-516</i>
0x0FE8	PIDR2	RO	0x0000004B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-517</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-518</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-519</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-520</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-521</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-522</i>

9.12.2 Register descriptions

This section describes the css600_tmc_etb registers.

[9.12.1 Register summary on page 9-476](#) provides cross references to individual registers.

RAM Size register, RSZ

Defines the size of trace memory in units of 32-bit words.

The RSZ register characteristics are:

Attributes

Offset	0x0004
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-283 RSZ register bit assignments

The following table shows the bit assignments.

Table 9-294 RSZ register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:0]	IMPLEMENTATION DEFINED	RSZ	RAM size. Indicates the size of the RAM in 32-bit words. For example: Returns 0x00000100 if trace memory size is 1KB, 0x40000000 if trace memory size is 4GB. This field has the same value as the MEM_SIZE parameter.

Status register, STS

Indicates the status of the Trace Memory Controller. After a reset, software must ignore all the fields of this register except STS.TMCReady. The other fields have meaning only when the TMC has left the Disabled state. Writes to all RO fields of this register are ignored.

The STS register characteristics are:

Attributes

Offset	0x000C
Type	Read-write
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-284 STS register bit assignments

The following table shows the bit assignments.

Table 9-295 STS register bit assignments

Bits	Reset value	Name	Function
[31:5]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[4]	UNKNOWN	Empty	Trace buffer empty. If set, this bit indicates that the trace memory does not contain any valid trace data. However, this does not mean that the pipeline stages within the TMC are empty. To determine whether the internal pipeline stages are empty, the software must read the STS.TMCReady bit. This bit is valid only when TraceCaptEn is HIGH. This bit reads as zero when TraceCaptEn is LOW. Note, that in Circular Buffer mode, it is possible that the Empty bit and the Full bit in this register are one at the same time because the Full bit in this mode, when set, does not clear until TraceCaptEn is set.
[3]	UNKNOWN	FtEmpty	Trace capture has been completed and all captured trace data has been written to the trace memory, set when trace capture has stopped
[2]	0b1	TMCReady	Trace capture has been completed and all captured trace data has been written to the trace memory

Table 9-295 STS register bit assignments (continued)

Bits	Reset value	Name	Function
[1]	UNKNOWN	Triggered	TMC triggered. This bit is set when trace capture is in progress and the TMC has detected a trigger event. This bit is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. A trigger event is when the TMC has written a set number of data words, as programmed in the TRG register, into the trace memory after a rising edge of trigin input, or a trigger packet (atid_s = 0x7D) is received in the input trace.
[0]	UNKNOWN	Full	Trace memory full. This bit helps in determining the amount of valid data present in the trace memory. It is not affected by the reprogramming of pointer registers in Disabled state. It is cleared when the TMC leaves Disabled state. In Circular Buffer mode, this flag is set when the RAM write pointer wraps around the top of the buffer, and remains set until the TraceCaptEn bit is cleared and set. In Software FIFO mode, this flag indicates that the current space in the trace memory is less than or equal to the value programmed in the BUFWM Register, that is, Fill level \geq MEM_SIZE-BUFWM. The FULL output from the TMC reflects the value of this register bit, except when the Integration Mode bit in the ITCTRL Register, 0xF00, is set.

RAM Read Data register, RRD

Reading this register allows data to be read from the trace memory at the location pointed to by the RRP register when either in the Disabled state or operating in CB or SWF1 mode. When ATB_DATA_WIDTH is 32, 64 or 128 bit wide the memory width is twice as wide and a memory word holds 8, 16 or 32 bytes. Multiple RRD reads must be performed to read a full memory word. When a full memory width of data has been read via the RRD register, the RRP register is incremented to the next memory word. When the TMC left the Disabled state and the trace memory is empty, this register returns 0xFFFFFFFF. When the TMC left the Disabled state and the trace memory is empty, this register returns 0xFFFFFFFF. When operating in CB mode and the TMC left the Disabled state, this register returns 0xFFFFFFFF in all other states except the STOPPED state.

The RRD register characteristics are:

Attributes

Offset	0x0010
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.



Figure 9-285 RRD register bit assignments

The following table shows the bit assignments.

Table 9-296 RRD register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	RRD	Returns the data read from trace memory.

RAM Read Pointer register, RRP

The RAM Read Pointer Register contains the value of the read pointer that is used to read entries from trace memory over the APB interface. Software must program it before enabling trace capture. Software must program it with the same value as RWP before enabling trace capture.

The RRP register characteristics are:

Attributes

Offset	0x0014
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-286 RRP register bit assignments

The following table shows the bit assignments.

Table 9-297 RRP register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	RRP	The RRP width depends on the size of trace memory and is given by $\log_2(\text{MEM_SIZE} \times 4)$. The remaining MSBs of the 32-bit register are of type RAZ/WI. When <code>ATB_DATA_WIDTH</code> is 32, 64 or 128 bit wide the memory width is twice as wide and a memory word holds 8, 16 or 32 bytes. When a full memory width of data has been read via the RRD register, the RRP register is incremented to the next memory word. Some of the lower bits have access type RAZ/WI. The number of bits is calculated as $\log_2(2 * \text{ATB_DATA_WIDTH} / 8)$. Also the lowest 4 bits are always written 0 to enforce alignment to the frame length of 128 bits. For 256-bit wide memory, Software must program the 5th bit with 0 to enforce alignment with the memory width.

RAM Write Pointer register, RWP

RAM Write Pointer Register sets the write pointer that is used to write entries into the trace memory. Software must program it before enabling trace capture.

The RWP register characteristics are:

Attributes

Offset	0x0018
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-287 RWP register bit assignments

The following table shows the bit assignments.

Table 9-298 RWP register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	RWP	The RWP width depends on the size of trace memory and is given by $\log_2(\text{MEM_SIZE} \times 4)$. The remaining MSBs of the 32-bit register are of type RAZ/WI. When <code>ATB_DATA_WIDTH</code> is 32, 64 or 128 bit wide the memory width is twice as wide and a memory word holds 8, 16 or 32 bytes. When a full memory width of data has been written to the RWD register, the RWP register is incremented to the next memory word. Some of the lower bits have access type RAZ/WI. The number of bits is calculated as $\log_2(2 * \text{ATB_DATA_WIDTH} / 8)$. Also the lowest 4 bits are always written 0 to enforce alignment to the frame length of 128 bits. For 256-bit wide memory, Software must program the 5th bit with 0 to enforce alignment with the memory width.

Trigger Counter register, TRG

In Circular Buffer mode, the Trigger Counter register specifies the number of 32-bit words to capture in the trace memory, after detection of either a rising edge on the **trigin** input or a trigger packet in the incoming trace stream, that is, where **atid_s** = 0x7D. The value programmed must be aligned to the frame length of 128 bits. Software must program this register before leaving Disabled state.

The TRG register characteristics are:

Attributes

Offset	0x001C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-288 TRG register bit assignments

The following table shows the bit assignments.

Table 9-299 TRG register bit assignments

Bits	Reset value	Name	Function
[31:30]	UNKNOWN	RAZ/WI	Read-As-Zero, Writes Ignored.
[29:0]	UNKNOWN	TRG	Trigger count. This count represents the number of 32-bit words of trace that are captured between a trigger packet and a trigger event. The lowest two bits have access type RAZ/WI.

Control Register, CTL

This register controls trace stream capture. Setting the CTL.TraceCaptEn bit to 1 enables the TMC to capture the trace data. When trace capture is enabled, the formatter behavior is controlled by the FFCR register.

The CTL register characteristics are:

Attributes

Offset	0x0020
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-289 CTL register bit assignments

The following table shows the bit assignments.

Table 9-300 CTL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	TraceCaptEn	Trace capture enable. 0 Disable trace capture. 1 Enable trace capture.

RAM Write Data register, RWD

The RAM Write Data register enables testing of trace memory connectivity to the TMC. Writing this register allows data to be written to the trace memory at the location pointed to by the RWP register when in the Disabled state. When ATB_DATA_WIDTH is 32, 64 or 128 bit wide the memory width is twice as wide and a memory word holds 8, 16 or 32 bytes. Multiple RWD writes must be performed to write a full memory word. When a full memory width of data has been written via the RWD register, the data is written to the trace memory and the RWP register is incremented to the next memory word.

The RWD register characteristics are:

Attributes

Offset	0x0024
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-290 RWD register bit assignments

The following table shows the bit assignments.

Table 9-301 RWD register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	RWD	Data written to this register is placed in the trace memory.

Mode register, MODE

This register controls the TMC operating mode. The operating mode can only be changed when the TMC is in Disabled state. Attempting to write to this register in any other state results in UNPREDICTABLE behavior. The operating mode is ignored when in Disabled state.

The MODE register characteristics are:

Attributes

Offset	0x0028
Type	Read-write
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-291 MODE register bit assignments

The following table shows the bit assignments.

Table 9-302 MODE register bit assignments

Bits	Reset value	Name	Function
[31:5]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[4]	UNKNOWN	StallOnStop	Stall On Stop. If this bit is set and the formatter stops as a result of a stop event, the output atready_s is de-asserted to stall the ATB interface and avoid loss of trace. If this bit is clear and the formatter stops as a result of a stop event, signal atready_s remains asserted but the TMC discards further incoming trace.
[3:2]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[1:0]	UNKNOWN	MODE	Selects the operating mode after leaving Disabled state. If a reserved MODE value is programmed and trace capture is enabled, the TMC starts to operate in SWF1 mode. However, reading the MODE.MODE field returns the programmed value. 0x0 CB, Circular Buffer mode. 0x1 SWF1, Software FIFO mode 1. 0x2 Reserved. (SWF1) 0x3 Reserved. (SWF1)

Latched Buffer Fill Level, LBUFLEVEL

Reading this register returns the maximum fill level of the trace memory in 32-bit words since this register was last read. Reading this register also results in its contents being updated to the current fill level. When entering Disabled state, it retains its last value. While in Disabled state, reads from this register do not affect its value. When exiting Disabled state, the LBUFLEVEL register is updated to the current fill level.

The LBUFLEVEL register characteristics are:

Attributes

Offset	0x002C
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-292 LBUFLEVEL register bit assignments

The following table shows the bit assignments.

Table 9-303 LBUFLEVEL register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:0]	UNKNOWN	LBUFLEVEL	Latched Buffer Fill Level. Indicates the maximum fill level of the trace memory in 32-bit words since this register was last read. The width of the register is $1 + \log_2(\text{MEM_SIZE})$.

Current Buffer Fill Level, CBUFLEVEL

The CBUFLEVEL register indicates the current fill level of the trace memory in units of 32-bit words. When the TMC leaves Disabled state, this register dynamically indicates the current fill level of trace memory. It retains its value on entering Disabled state. It is not affected by the reprogramming of pointer registers in Disabled state with the exception of RRD reads and RWD writes. Before leaving the Disabled state software must program RRP with the same value as RWP. Without doing this results in UNPREDICTABLE behavior.

The CBUFLEVEL register characteristics are:

Attributes

Offset	0x0030
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-293 CBUFLEVEL register bit assignments

The following table shows the bit assignments.

Table 9-304 CBUFLEVEL register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:0]	UNKNOWN	CBUFLEVEL	Current Buffer Fill Level. Indicates the current fill level of the trace memory in 32-bit words. The width of the register is $1 + \log_2(\text{MEM_SIZE})$.

Buffer Level Water Mark, BUFWM

The value that is programmed into this register indicates the desired threshold vacancy level in 32-bit words in the trace memory. When the available space in the FIFO is less than or equal to this value, that is, fill level $\geq (\text{MEM_SIZE} - \text{BUFWM})$, the **full** output is asserted and the STS.Full bit is set. This register is used only in the FIFO modes, that is, SWF1, SWF2, and HWF modes. In CB mode, the same functionality is obtained by programming the RWP to the desired vacancy trigger level, so that when the pointer wraps around, the **full** output gets asserted indicating that the vacancy level has fallen below the desired level. Reading this register returns the programmed value. The maximum value that can be written into this register is $\text{MEM_SIZE} - 1$, in which case the **full** output is asserted after the first 32-bit word is written to trace memory. Writing to this register other than when in Disabled state results in UNPREDICTABLE behavior. Any software using it must program it with an initial value before setting the CTL.TraceCaptEn bit to 1.

The BUFWM register characteristics are:

Attributes

Offset	0x0034
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-294 BUFWM register bit assignments

The following table shows the bit assignments.

Table 9-305 BUFWM register bit assignments

Bits	Reset value	Name	Function
[31:30]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[29:0]	UNKNOWN	BUFWM	Buffer Level Watermark. Indicates the desired threshold vacancy level in 32-bit words in the trace memory. The width of the register is $\log_2(\text{MEM_SIZE})$.

Formatter and Flush Status Register, FFSR

This register indicates the status of the Formatter, and the status of Flush request.

The FFSR register characteristics are:

Attributes

Offset	0x0300
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-295 FFSR register bit assignments

The following table shows the bit assignments.

Table 9-306 FFSR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	UNKNOWN	FtStopped	<p>Formatter Stopped. This bit behaves the same way as STS.FtEmpty. It is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. The FFCR.FtStopped bit is deprecated and is present in this register to support backwards-compatibility with earlier versions of the ETB.</p> <p>0 Trace capture has not yet completed.</p> <p>1 Trace capture has completed and all captured trace data has been written to the trace memory.</p>
[0]	UNKNOWN	FInProg	<p>Flush In Progress. This bit indicates whether the TMC is currently processing a flush request. The flush initiation is controlled by the flush control bits in the FFCR register. The flush request could additionally be from the ATB master port. This bit is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. When in Disabled state, this bit is not updated.</p> <p>0 No flush activity in progress.</p> <p>1 Flush in progress on the ATB slave interface or the TMC internal pipeline.</p>

Formatter and Flush Control Register, FFCR

The FFCR controls the generation of stop, trigger and flush events. The insertion of a flush completion packet and the insertion of a trigger packet in the formatted trace is enabled here. Also one of the two formatter modes for bypass mode and normal mode can be changed here when the formatter has stopped.

The FFCR register characteristics are:

Attributes

Offset	0x0304
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-296 FFCR register bit assignments

The following table shows the bit assignments.

Table 9-307 FFCR register bit assignments

Bits	Reset value	Name	Function
[31:16]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[15]	0b0	EmbedFlush	Embed Flush ID (flush completion packet). Enables insertion of Flush ID 0x7B with a single byte of data payload = 0x00 in the output trace, immediately after the last flush data byte, when a flush completes on the ATB slave interface. This bit is effective only in Normal formatting modes. In Bypass mode, the Flush ID insertion remains disabled and this bit is ignored. 0 Disable Flush ID insertion. 1 Enable Flush ID insertion.
[14]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.

Table 9-307 FFCR register bit assignments (continued)

Bits	Reset value	Name	Function
[13]	0b0	StopOnTrigEvt	Stop On Trigger Event. If this bit is set, the formatter is stopped when a Trigger Event has been observed. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.
[12]	0b0	StopOnFl	Stop On Flush. If this bit is set, the formatter is stopped on completion of a flush operation. The initiation of a flush operation is controlled by programming the register bits FFCR.FlushMan, FFCR.FOnTrigEvt, and FFCR.FOnFlIn. When a flush-initiation condition occurs, afvalid_s is asserted, and when the flush completion is received, that is, afready_s =1, trace capture is stopped. Any remaining data in the formatter is appended with a post-amble and written to trace memory. The flush operation is then complete. When the TMC is configured as an ETF, if a flush is initiated by the ATB Master interface, its completion does not lead to a formatter stop regardless of the value that is programmed in this bit.
[11]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[10]	0b0	TrigOnFl	Indicate on trace stream the completion of flush. If this bit is set, a trigger is indicated on the trace stream when afready_s is received for a flush in progress. If this bit is clear, no triggers are embedded in the trace stream on flush completion. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit. When the TMC is configured as ETF, if a flush is initiated by the ATB Master interface, its completion does not lead to a trigger indication on the trace stream regardless of the value that is programmed in this bit.
[9]	0b0	TrigOnTrigEvt	Indicate on trace stream the occurrence of a Trigger Event. If this bit is set, a trigger is indicated on the output trace stream when a Trigger Event occurs. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.
[8]	0b0	TrigOnTrigIn	Indicate on trace stream the occurrence of a rising edge on trigin . If this bit is set, a trigger is indicated on the trace stream when a rising edge is detected on the trigin input. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit.
[7]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[6]	0b0	FlushMan	Manually generate a flush of the system. Writing 1 to this bit causes a flush to be generated. This bit is cleared automatically when, in formatter bypass mode, afready_s was sampled high, or, in normal formatting mode, afready_s was sampled high and all flush data was output to the trace memory. If CTL.TraceCaptEn=0, writes to this bit are ignored.
[5]	0b0	FOnTrigEvt	Flush on Trigger Event. If FFCR.StopOnTrigEvt is set, this bit is ignored. Setting this bit generates a flush when a Trigger Event occurs. If FFCR.StopOnTrigEvt is set, this bit is ignored. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.

Table 9-307 FFCR register bit assignments (continued)

Bits	Reset value	Name	Function
[4]	0b0	FOnFlIn	Setting this bit enables the detection of transitions on the flushin input by the TMC. If this bit is set and the formatter has not already stopped, a rising edge on flushin initiates a flush request.
[3:2]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b0	EnTI	Enable Trigger Insertion. Setting this bit enables the insertion of triggers in the formatted trace stream. A trigger is indicated by inserting one byte of data 0x00 with atid_s=0x7D in the trace stream. Trigger indication on the trace stream is also controlled by the register bits FFCR.TrigOnFl, FFCR.TrigOnTrigEvt, and FFCR.TrigOnTrigIn. This bit can only be changed when the TMC is in Disabled state. If FFCR.EnTI bit is set formatting is enabled.
[0]	0b0	EnFt	Enable Formatter. If this bit is set, formatting is enabled. When EnTi is set, formatting is enabled. When CB mode is not used, formatting is also enabled. For backwards-compatibility with earlier versions of the ETB disabling of formatting is supported only in CB mode. This bit can only be changed when TMC is in Disabled state.

Periodic Synchronization Counter Register, PSCR

This register determines the reload value of the Periodic Synchronization Counter. This counter enables the frequency of sync packets to be optimized to the trace capture buffer size. The default behavior of the counter is to generate periodic synchronization requests, `syncreq_s`, on the ATB slave interface.

The PSCR register characteristics are:

Attributes

Offset	0x0308
Type	Read-write
Reset	0x0000000A
Width	32

The following figure shows the bit assignments.




Figure 9-297 PSCR register bit assignments

The following table shows the bit assignments.

Table 9-308 PSCR register bit assignments

Bits	Reset value	Name	Function
[31:5]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[4:0]	0b01010	PSCount	Periodic Synchronization Count. Determines the reload value of the Synchronization Counter. The reload value takes effect the next time the counter reaches zero. When trace capture is enabled, the Synchronization Counter counts the number of bytes of trace data that is stored into the trace memory, regardless of whether the trace data has been formatted by the TMC or not, since the occurrence of the last sync request on the ATB slave interface. When the counter reaches 0, a sync request is sent on the ATB slave interface. Reads from this register return the reload value that is programmed in this register. This field resets to 0x0A, that is, the default sync period is 2 ¹⁰ bytes. If a reserved value is programmed in this register field, the value 0x1B is used instead, and subsequent reads from this register also return 0x1B. The following constraints apply to the values written to the PSCount field: 0x0 - synchronization is disabled, 0x1-0x6 - reserved, 0x7-0x1B - synchronization period is 2 ^{PSCount} bytes. The smallest value 0x7 gives a sync period of 128 bytes. The maximum allowed value 0x1B gives a sync period of 2 ²⁷ bytes, 0x1C-0x1F - reserved.

Integration Test Event and Interrupt Control Register, ITEVTINTR

This register controls the values of event and interrupt outputs in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any bit of this register is driven on the output pin that is controlled by that bit and the reads return 0x0.

The ITEVTINTR register characteristics are:

Attributes

Offset	0x0EE0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-298 ITEVTINTR register bit assignments

The following table shows the bit assignments.

Table 9-309 ITEVTINTR register bit assignments

Bits	Reset value	Name	Function
[31:3]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	FLUSHCOMP	Controls the value of flushcomp output in integration mode.
[1]	0b0	FULL	Controls the value of full output in integration mode.
[0]	0b0	ACQCOMP	Controls the value of acqcomp output in integration mode.

Integration Test Trigger In and Flush In register, ITTRFLIN

This register captures the values of the **flushin** and **trigin** inputs in integration mode. In functional mode, this register behaves as RAZ/WI.

The ITTRFLIN register characteristics are:

Attributes

Offset	0x0EE8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-299 ITTRFLIN register bit assignments

The following table shows the bit assignments.

Table 9-310 ITTRFLIN register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b0	FLUSHIN	Integration status of flushin input. In integration mode, this bit latches to 1 on a rising edge of the flushin input. It is cleared when the register is read or when integration mode is disabled.
[0]	0b0	TRIGIN	Integration status of trigin input. In integration mode, this bit latches to 1 on a rising edge of the trigin input. It is cleared when the register is read or when integration mode is disabled.

Integration Test ATB Data 0 Register, ITATBDATA0

This register captures the value of `atdata_s` input in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of corresponding `atdata_s` bits. The width of this register is given by: $1+(\text{ATB DATA WIDTH})/8$.

The ITATBDATA0 register characteristics are:

Attributes

Offset	0x0EEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-300 ITATBDATA0 register bit assignments

The following table shows the bit assignments.

Table 9-311 ITATBDATA0 register bit assignments

Bits	Reset value	Name	Function
[31:17]	0b0000000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[16]	0b0	ATDATASBit127	Returns the value of <code>atdata_s[127]</code> input in integration mode.
[15]	0b0	ATDATASBit119	Returns the value of <code>atdata_s[119]</code> input in integration mode.
[14]	0b0	ATDATASBit111	Returns the value of <code>atdata_s[111]</code> input in integration mode.
[13]	0b0	ATDATASBit103	Returns the value of <code>atdata_s[103]</code> input in integration mode.
[12]	0b0	ATDATASBit95	Returns the value of <code>atdata_s[95]</code> input in integration mode.
[11]	0b0	ATDATASBit87	Returns the value of <code>atdata_s[87]</code> input in integration mode.

Table 9-311 ITATBDATA0 register bit assignments (continued)

Bits	Reset value	Name	Function
[10]	0b0	ATDATASBit79	Returns the value of atdata_s[79] input in integration mode.
[9]	0b0	ATDATASBit71	Returns the value of atdata_s[71] input in integration mode.
[8]	0b0	ATDATASBit63	Returns the value of atdata_s[63] input in integration mode.
[7]	0b0	ATDATASBit55	Returns the value of atdata_s[55] input in integration mode.
[6]	0b0	ATDATASBit47	Returns the value of atdata_s[47] input in integration mode.
[5]	0b0	ATDATASBit39	Returns the value of atdata_s[39] input in integration mode.
[4]	0b0	ATDATASBit31	Returns the value of atdata_s[31] input in integration mode.
[3]	0b0	ATDATASBit23	Returns the value of atdata_s[23] input in integration mode.
[2]	0b0	ATDATASBit15	Returns the value of atdata_s[15] input in integration mode.
[1]	0b0	ATDATASBit7	Returns the value of atdata_s[7] input in integration mode.
[0]	0b0	ATDATASBit0	Returns the value of atdata_s[0] input in integration mode.

Integration Test ATB Control 2 Register, ITATBCTR2

This register enables control of ATB slave outputs **atready_s**, **afvalid_s**, and **syncreq_s** in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any bit of this register is driven on the output pin that is controlled by that bit and the reads return 0x0.

The ITATBCTR2 register characteristics are:

Attributes

Offset	0x0EF0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-301 ITATBCTR2 register bit assignments

The following table shows the bit assignments.

Table 9-312 ITATBCTR2 register bit assignments

Bits	Reset value	Name	Function
[31:3]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	SYNCREQS	Controls the value of syncreq_s output in integration mode.
[1]	0b0	AFVALIDS	Controls the value of afvalid_s output in integration mode.
[0]	0b0	ATREADYDYS	Controls the value of atready_s output in integration mode.

Integration Test ATB Control 1 Register, ITATBCTR1

This register captures the value of the **atid_s[6:0]** input in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of **atid_s** input.

The ITATBCTR1 register characteristics are:

Attributes

Offset	0x0EF4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-302 ITATBCTR1 register bit assignments

The following table shows the bit assignments.

Table 9-313 ITATBCTR1 register bit assignments

Bits	Reset value	Name	Function
[31:7]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[6:0]	0b0000000	ATIDS	Returns the value of atid_s[6:0] input in integration mode.

Integration Test ATB Control 0 Register, ITATBCTR0

This register captures the values of ATB slave inputs **atvalid_s**, **afready_s**, **atwakeups_s**, and **atbytes_s** in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of corresponding input pins. The width of this register is given by: $8 + \log_2(\text{ATB DATA WIDTH}/8)$.

The ITATBCTR0 register characteristics are:

Attributes

Offset	0x0EF8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-303 ITATBCTR0 register bit assignments

The following table shows the bit assignments.

Table 9-314 ITATBCTR0 register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[11:8]	0b0000	ATBYTESS	Returns the value of atbytes_s input in integration mode. $N=8+\log_2(\text{ATB DATA WIDTH}/8)$.
[7:3]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	ATWAKEUPS	Returns the value of atwakeups_s input in integration mode.
[1]	0b0	AFREADY	Returns the value of afready_s input in integration mode.
[0]	0b0	ATVALIDS	Returns the value of atvalid_s input in integration mode.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-304 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-315 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x0000000F
Width	32

The following figure shows the bit assignments.




Figure 9-305 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-316 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b1111	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-306 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-317 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b0000	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-307 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-318 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	0b00	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-318 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	0b00	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	0b00	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	0b00	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Configuration Register 1, DEVID1

Contains an IMPLEMENTATION DEFINED value.

The DEVID1 register characteristics are:

Attributes

Offset	0x0FC4
Type	Read-only
Reset	0x00000001
Width	32

The following figure shows the bit assignments.




Figure 9-308 DEVID1 register bit assignments

The following table shows the bit assignments.

Table 9-319 DEVID1 register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[0]	0b1	RMC	Register management mode. TMC implements register management mode 1.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x00000-00
Width	32

The following figure shows the bit assignments.




Figure 9-309 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-320 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:11]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[10:8]	IMPLEMENTATION DEFINED	MEMWIDTH	This value is twice ATB_DATA_WIDTH. 0x3 Memory interface databus is 64-bits wide. (ATB_DATA_WIDTH=32bit) 0x4 Memory interface databus is 128-bits wide. (ATB_DATA_WIDTH=64bit) 0x5 Memory interface databus is 256-bits wide. (ATB_DATA_WIDTH=128bit)
[7:6]	0b00	CONFIGTYPE	Returns 0x0, indicating ETB configuration.
[5]	0b0	CLKSCHEME	RAM Clocking Scheme. This value indicates the TMC RAM clocking scheme used, that is, whether the TMC RAM operates synchronously or asynchronously to the TMC clock. Fixed to 0 indicating that TMC RAM clock is synchronous to the clk input.
[4:0]	0b00000	ATBINPORTCOUNT	Hidden Level of ATB input multiplexing. This value indicates the type/number of ATB multiplexing present on the input ATB. Fixed to 0x00 indicating that no multiplexing is present.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000021
Width	32

The following figure shows the bit assignments.




Figure 9-310 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-321 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0010	SUB	Minor classification. Returns 0x2, indicating this component is a Buffer.
[3:0]	0b0001	MAJOR	Major classification. Returns 0x1, indicating this component is a Trace Sink.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-311 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-322 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-312 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-323 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-313 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-324 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-314 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-325 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000E9
Width	32

The following figure shows the bit assignments.



Figure 9-315 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-326 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b11101001	PART_0	Part number (lower 8 bits). Returns 0xE9, indicating TMC ETB.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-316 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-327 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000004B
Width	32

The following figure shows the bit assignments.




Figure 9-317 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-328 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0100	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-318 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-329 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-319 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-330 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-320 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-331 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-321 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-332 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-322 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-333 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b101110001	PRMBL_3	Preamble. Returns 0xB1.

9.13 css600_tmc_elf introduction

This section describes the programmers model of the css600_tmc_elf.

This section contains the following subsections:

- [9.13.1 Register summary](#) on page 9-523.
- [9.13.2 Register descriptions](#) on page 9-525.

9.13.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-334 css600_tmc_elf - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0004	RSZ	RO	0x-----	32	<i>RAM Size register, RSZ on page 9-526</i>
0x000C	STS	RW	0x000000--	32	<i>Status register, STS on page 9-527</i>
0x0010	RRD	RO	0x-----	32	<i>RAM Read Data register, RRD on page 9-529</i>
0x0014	RRP	RW	0x-----	32	<i>RAM Read Pointer register, RRP on page 9-530</i>
0x0018	RWP	RW	0x-----	32	<i>RAM Write Pointer register, RWP on page 9-531</i>
0x001C	TRG	RW	0x-----	32	<i>Trigger Counter register, TRG on page 9-532</i>
0x0020	CTL	RW	0x00000000	32	<i>Control Register, CTL on page 9-533</i>
0x0024	RWD	WO	0x00000000	32	<i>RAM Write Data register, RWD on page 9-534</i>
0x0028	MODE	RW	0x000000--	32	<i>Mode register, MODE on page 9-535</i>
0x002C	LBUFLEVEL	RO	0x-----	32	<i>Latched Buffer Fill Level, LBUFLEVEL on page 9-536</i>
0x0030	CBUFLEVEL	RO	0x-----	32	<i>Current Buffer Fill Level, CBUFLEVEL on page 9-537</i>
0x0034	BUFWM	RW	0x-----	32	<i>Buffer Level Water Mark, BUFWM on page 9-538</i>
0x0300	FFSR	RO	0x0000000-	32	<i>Formatter and Flush Status Register, FFSR on page 9-539</i>
0x0304	FFCR	RW	0x00000000	32	<i>Formatter and Flush Control Register, FFCR on page 9-540</i>
0x0308	PSCR	RW	0x0000000A	32	<i>Periodic Synchronization Counter Register, PSCR on page 9-543</i>
0x0ED0	ITATBMDATA0	WO	0x00000000	32	<i>Integration Test ATB Master Data 0 register, ITATBMDATA0 on page 9-544</i>

Table 9-334 css600_tmc_etc - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0ED4	ITATBMCTR2	RO	0x00000000	32	<i>Integration Test ATB Master Control 2 register, ITATBMCTR2 on page 9-546</i>
0x0ED8	ITATBMCTR1	WO	0x00000000	32	<i>Integration Test ATB Master Control 1 register, ITATBMCTR1 on page 9-547</i>
0x0EDC	ITATBMCTR0	WO	0x00000000	32	<i>Integration Test ATB Master Control 0 register, ITATBMCTR0 on page 9-548</i>
0x0EE0	ITEVTINTR	WO	0x00000000	32	<i>Integration Test Event and Interrupt Control Register, ITEVTINTR on page 9-549</i>
0x0EE8	ITTRFLIN	RO	0x00000000	32	<i>Integration Test Trigger In and Flush In register, ITTRFLIN on page 9-550</i>
0x0EEC	ITATBDATA0	RO	0x00000000	32	<i>Integration Test ATB Data 0 Register, ITATBDATA0 on page 9-551</i>
0x0EF0	ITATBCTR2	WO	0x00000000	32	<i>Integration Test ATB Control 2 Register, ITATBCTR2 on page 9-553</i>
0x0EF4	ITATBCTR1	RO	0x00000000	32	<i>Integration Test ATB Control 1 Register, ITATBCTR1 on page 9-554</i>
0x0EF8	ITATBCTR0	RO	0x00000000	32	<i>Integration Test ATB Control 0 Register, ITATBCTR0 on page 9-555</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-556</i>
0x0FA0	CLAIMSET	RW	0x0000000F	32	<i>Claim Tag Set Register, CLAIMSET on page 9-557</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-558</i>
0x0FB8	AUTHSTATUS	RO	0x00000000	32	<i>Authentication Status Register, AUTHSTATUS on page 9-559</i>
0x0FC4	DEVID1	RO	0x00000001	32	<i>Device Configuration Register 1, DEVID1 on page 9-561</i>
0x0FC8	DEVID	RO	0x00000-80	32	<i>Device Configuration Register, DEVID on page 9-562</i>
0x0FCC	DEVTYPE	RO	0x00000032	32	<i>Device Type Identifier Register, DEVTYPE on page 9-563</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-564</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-565</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-566</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-567</i>
0x0FE0	PIDR0	RO	0x000000EA	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-568</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-569</i>
0x0FE8	PIDR2	RO	0x0000004B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-570</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-571</i>

Table 9-334 css600_tmc_etf - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-572</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-573</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-574</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-575</i>

9.13.2 Register descriptions

This section describes the css600_tmc_etf registers.

[9.13.1 Register summary on page 9-523](#) provides cross references to individual registers.

RAM Size register, RSZ

Defines the size of trace memory in units of 32-bit words.

The RSZ register characteristics are:

Attributes

Offset	0x0004
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-323 RSZ register bit assignments

The following table shows the bit assignments.

Table 9-335 RSZ register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:0]	IMPLEMENTATION DEFINED	RSZ	RAM size. Indicates the size of the RAM in 32-bit words. For example: Returns 0x00000100 if trace memory size is 1KB, 0x40000000 if trace memory size is 4GB. This field has the same value as the MEM_SIZE parameter.

Status register, STS

Indicates the status of the Trace Memory Controller. After a reset, software must ignore all the fields of this register except STS.TMCReady. The other fields have meaning only when the TMC has left the Disabled state. Writes to all RO fields of this register are ignored.

The STS register characteristics are:

Attributes

Offset	0x000C
Type	Read-write
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-324 STS register bit assignments

The following table shows the bit assignments.

Table 9-336 STS register bit assignments

Bits	Reset value	Name	Function
[31:5]	UNKNOWN	RAZ/WI	Read-As-Zero, Writes Ignored.
[4]	UNKNOWN	Empty	Trace buffer empty. If set, this bit indicates that the trace memory does not contain any valid trace data. However, this does not mean that the pipeline stages within the TMC are empty. To determine whether the internal pipeline stages are empty, the software must read the STS.TMCReady bit. This bit is valid only when TraceCaptEn is HIGH. This bit reads as zero when TraceCaptEn is LOW. Note, that in Circular Buffer mode, it is possible that the Empty bit and the Full bit in this register are one at the same time because the Full bit in this mode, when set, does not clear until TraceCaptEn is set.
[3]	UNKNOWN	FtEmpty	Trace capture has been completed and all captured trace data has been written to the trace memory, set when trace capture has stopped
[2]	0b1	TMCReady	Trace capture has been completed, all captured trace data has been written to the trace memory, and reading from trace memory completed as a result of FFCR.DrainBuffer bit being set

Table 9-336 STS register bit assignments (continued)

Bits	Reset value	Name	Function
[1]	UNKNOWN	Triggered	TMC triggered. This bit is set when trace capture is in progress and the TMC has detected a trigger event. This bit is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. A trigger event is when the TMC has written a set number of data words, as programmed in the TRG register, into the trace memory after a rising edge of trigin input, or a trigger packet (atid_s = 0x7D) is received in the input trace.
[0]	UNKNOWN	Full	Trace memory full. This bit helps in determining the amount of valid data present in the trace memory. It is not affected by the reprogramming of pointer registers in Disabled state. It is cleared when the TMC leaves Disabled state. In Circular Buffer mode, this flag is set when the RAM write pointer wraps around the top of the buffer, and remains set until the TraceCaptEn bit is cleared and set. In Software FIFO and Hardware FIFO mode, this flag indicates that the current space in the trace memory is less than or equal to the value programmed in the BUFWM Register, that is, Fill level \geq MEM_SIZE- BUFWM. The FULL output from the TMC reflects the value of this register bit, except when the Integration Mode bit in the ITCTRL Register, 0xF00 , is set.

RAM Read Data register, RRD

Reading this register allows data to be read from the trace memory at the location pointed to by the RRP register when either in the Disabled state or operating in CB or SWF1 mode. When ATB_DATA_WIDTH is 32, 64 or 128 bit wide the memory width is twice as wide and a memory word holds 8, 16 or 32 bytes. Multiple RRD reads must be performed to read a full memory word. When a full memory width of data has been read via the RRD register, the RRP register is incremented to the next memory word. When the TMC left the Disabled state and the trace memory is empty, this register returns 0xFFFFFFFF. When the TMC left the Disabled state and the trace memory is empty, this register returns 0xFFFFFFFF. When operating in CB mode and the TMC left the Disabled state, this register returns 0xFFFFFFFF in all other states except the STOPPED state. When operating in HWF mode, this register also returns 0xFFFFFFFF.

The RRD register characteristics are:

Attributes

Offset	0x0010
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-325 RRD register bit assignments

The following table shows the bit assignments.

Table 9-337 RRD register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	RRD	Returns the data read from trace memory.

RAM Read Pointer register, RRP

The RAM Read Pointer Register contains the value of the read pointer that is used to read entries from trace memory over the APB interface. Software must program it before enabling trace capture. Software must program it with the same value as RWP before enabling trace capture.

The RRP register characteristics are:

Attributes

Offset	0x0014
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-326 RRP register bit assignments

The following table shows the bit assignments.

Table 9-338 RRP register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	RRP	The RRP width depends on the size of trace memory and is given by $\log_2(\text{MEM_SIZE} \times 4)$. The remaining MSBs of the 32-bit register are of type RAZ/WI. When <code>ATB_DATA_WIDTH</code> is 32, 64 or 128 bit wide the memory width is twice as wide and a memory word holds 8, 16 or 32 bytes. When a full memory width of data has been read via the RRD register, the RRP register is incremented to the next memory word. Some of the lower bits have access type RAZ/WI. The number of bits is calculated as $\log_2(2 * \text{ATB_DATA_WIDTH} / 8)$. Also the lowest 4 bits are always written 0 to enforce alignment to the frame length of 128 bits. For 256-bit wide memory, Software must program the 5th bit with 0 to enforce alignment with the memory width.

RAM Write Pointer register, RWP

RAM Write Pointer Register sets the write pointer that is used to write entries into the trace memory. Software must program it before enabling trace capture.

The RWP register characteristics are:

Attributes

Offset	0x0018
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-327 RWP register bit assignments

The following table shows the bit assignments.

Table 9-339 RWP register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	RWP	The RWP width depends on the size of trace memory and is given by $\log_2(\text{MEM_SIZE} \times 4)$. The remaining MSBs of the 32-bit register are of type RAZ/WI. When <code>ATB_DATA_WIDTH</code> is 32, 64 or 128 bit wide the memory width is twice as wide and a memory word holds 8, 16 or 32 bytes. When a full memory width of data has been written to the RWD register, the RWP register is incremented to the next memory word. Some of the lower bits have access type RAZ/WI. The number of bits is calculated as $\log_2(2 * \text{ATB_DATA_WIDTH} / 8)$. Also the lowest 4 bits are always written 0 to enforce alignment to the frame length of 128 bits. For 256-bit wide memory, Software must program the 5th bit with 0 to enforce alignment with the memory width.

Trigger Counter register, TRG

In Circular Buffer mode, the Trigger Counter register specifies the number of 32-bit words to capture in the trace memory, after detection of either a rising edge on the **trigin** input or a trigger packet in the incoming trace stream, that is, where **atid_s** = 0x7D. The value programmed must be aligned to the frame length of 128 bits. Software must program this register before leaving Disabled state.

The TRG register characteristics are:

Attributes

Offset	0x001C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-328 TRG register bit assignments

The following table shows the bit assignments.

Table 9-340 TRG register bit assignments

Bits	Reset value	Name	Function
[31:30]	UNKNOWN	RAZ/WI	Read-As-Zero, Writes Ignored.
[29:0]	UNKNOWN	TRG	Trigger count. This count represents the number of 32-bit words of trace that are captured between a trigger packet and a trigger event. The lowest two bits have access type RAZ/WI.

Control Register, CTL

This register controls trace stream capture. Setting the CTL.TraceCaptEn bit to 1 enables the TMC to capture the trace data. When trace capture is enabled, the formatter behavior is controlled by the FFCR register.

The CTL register characteristics are:

Attributes

Offset	0x0020
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-329 CTL register bit assignments

The following table shows the bit assignments.

Table 9-341 CTL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	TraceCaptEn	Trace capture enable. 0 Disable trace capture. 1 Enable trace capture.

RAM Write Data register, RWD

The RAM Write Data register enables testing of trace memory connectivity to the TMC. Writing this register allows data to be written to the trace memory at the location pointed to by the RWP register when in the Disabled state. When ATB_DATA_WIDTH is 32, 64 or 128 bit wide the memory width is twice as wide and a memory word holds 8, 16 or 32 bytes. Multiple RWD writes must be performed to write a full memory word. When a full memory width of data has been written via the RWD register, the data is written to the trace memory and the RWP register is incremented to the next memory word.

The RWD register characteristics are:

Attributes

Offset	0x0024
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-330 RWD register bit assignments

The following table shows the bit assignments.

Table 9-342 RWD register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	RWD	Data written to this register is placed in the trace memory.

Mode register, MODE

This register controls the TMC operating mode. The operating mode can only be changed when the TMC is in Disabled state. Attempting to write to this register in any other state results in UNPREDICTABLE behavior. The operating mode is ignored when in Disabled state.

The MODE register characteristics are:

Attributes

Offset	0x0028
Type	Read-write
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-331 MODE register bit assignments

The following table shows the bit assignments.

Table 9-343 MODE register bit assignments

Bits	Reset value	Name	Function
[31:5]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[4]	UNKNOWN	StallOnStop	Stall On Stop. If this bit is set and the formatter stops as a result of a stop event, the output atready_s is de-asserted to stall the ATB interface and avoid loss of trace. If this bit is clear and the formatter stops as a result of a stop event, signal atready_s remains asserted but the TMC discards further incoming trace.
[3:2]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[1:0]	UNKNOWN	MODE	Selects the operating mode. If a reserved MODE value is programmed and trace capture is enabled, the TMC starts to operate in SWF1 mode. However, reading the MODE.MODE field returns the programmed value. 0x0 CB, Circular Buffer mode. 0x1 SWF1, Software FIFO mode 1. 0x2 HWF, Hardware FIFO mode. 0x3 Reserved. (SWF1)

Latched Buffer Fill Level, LBUFLEVEL

Reading this register returns the maximum fill level of the trace memory in 32-bit words since this register was last read. Reading this register also results in its contents being updated to the current fill level. When entering Disabled state, it retains its last value. While in Disabled state, reads from this register do not affect its value. When exiting Disabled state, the LBUFLEVEL register is updated to the current fill level.

The LBUFLEVEL register characteristics are:

Attributes

Offset	0x002C
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-332 LBUFLEVEL register bit assignments

The following table shows the bit assignments.

Table 9-344 LBUFLEVEL register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:0]	UNKNOWN	LBUFLEVEL	Latched Buffer Fill Level. Indicates the maximum fill level of the trace memory in 32-bit words since this register was last read. The width of the register is $1 + \log_2(\text{MEM_SIZE})$.

Current Buffer Fill Level, CBUFLEVEL

The CBUFLEVEL register indicates the current fill level of the trace memory in units of 32-bit words. When the TMC leaves Disabled state, this register dynamically indicates the current fill level of trace memory. It retains its value on entering Disabled state. It is not affected by the reprogramming of pointer registers in Disabled state with the exception of RRD reads and RWD writes. Before leaving the Disabled state software must program RRP with the same value as RWP. Without doing this results in UNPREDICTABLE behavior.

The CBUFLEVEL register characteristics are:

Attributes

Offset	0x0030
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-333 CBUFLEVEL register bit assignments

The following table shows the bit assignments.

Table 9-345 CBUFLEVEL register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:0]	UNKNOWN	CBUFLEVEL	Current Buffer Fill Level. Indicates the current fill level of the trace memory in 32-bit words. The width of the register is $1 + \log_2(\text{MEM_SIZE})$.

Buffer Level Water Mark, BUFWM

The value that is programmed into this register indicates the desired threshold vacancy level in 32-bit words in the trace memory. When the available space in the FIFO is less than or equal to this value, that is, fill level $\geq (\text{MEM_SIZE} - \text{BUFWM})$, the **full** output is asserted and the STS.Full bit is set. This register is used only in the FIFO modes, that is, SWF1, SWF2, and HWF modes. In CB mode, the same functionality is obtained by programming the RWP to the desired vacancy trigger level, so that when the pointer wraps around, the **full** output gets asserted indicating that the vacancy level has fallen below the desired level. Reading this register returns the programmed value. The maximum value that can be written into this register is $\text{MEM_SIZE} - 1$, in which case the **full** output is asserted after the first 32-bit word is written to trace memory. Writing to this register other than when in Disabled state results in UNPREDICTABLE behavior. Any software using it must program it with an initial value before setting the CTL.TraceCaptEn bit to 1.

The BUFWM register characteristics are:

Attributes

Offset	0x0034
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-334 BUFWM register bit assignments

The following table shows the bit assignments.

Table 9-346 BUFWM register bit assignments

Bits	Reset value	Name	Function
[31:30]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[29:0]	UNKNOWN	BUFWM	Buffer Level Watermark. Indicates the desired threshold vacancy level in 32-bit words in the trace memory. The width of the register is $\log_2(\text{MEM_SIZE})$.

Formatter and Flush Status Register, FFSR

This register indicates the status of the Formatter, and the status of Flush request.

The FFSR register characteristics are:

Attributes

Offset	0x0300
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-335 FFSR register bit assignments

The following table shows the bit assignments.

Table 9-347 FFSR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	UNKNOWN	FtStopped	<p>Formatter Stopped. This bit behaves the same way as STS.FtEmpty. It is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. The FFCR.FtStopped bit is deprecated and is present in this register to support backwards-compatibility with earlier versions of the ETB.</p> <p>0 Trace capture has not yet completed.</p> <p>1 Trace capture has completed and all captured trace data has been written to the trace memory.</p>
[0]	UNKNOWN	FIInProg	<p>Flush In Progress. This bit indicates whether the TMC is currently processing a flush request. The flush initiation is controlled by the flush control bits in the FFCR register. This bit is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. When in Disabled state, this bit is not updated.</p> <p>0 No flush activity in progress.</p> <p>1 Flush in progress on the ATB slave interface or the TMC internal pipeline.</p>

Formatter and Flush Control Register, FFCR

The FFCR controls the generation of stop, trigger and flush events. The insertion of a flush completion packet and the insertion of a trigger packet in the formatted trace is enabled here. Also one of the 2 formatter modes for bypass mode and normal mode can be changed here when the formatter has stopped.

The FFCR register characteristics are:

Attributes

Offset	0x0304
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-336 FFCR register bit assignments

The following table shows the bit assignments.

Table 9-348 FFCR register bit assignments

Bits	Reset value	Name	Function
[31:16]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[15]	0b0	EmbedFlush	Embed Flush ID (flush completion packet). Enables insertion of Flush ID 0x7B with a single byte of data payload = 0x00 in the output trace, immediately after the last flush data byte, when a flush completes on the ATB slave interface. This bit is effective only in Normal formatting modes. In Bypass mode, the Flush ID insertion remains disabled and this bit is ignored. 0 Disable Flush ID insertion. 1 Enable Flush ID insertion.

Table 9-348 FFCR register bit assignments (continued)

Bits	Reset value	Name	Function
[14]	0b0	DrainBuffer	Drain Buffer. This bit is used to enable draining of the trace data through the ATB master interface after the formatter has stopped. It is useful in CB mode to capture trace data into trace memory and then to drain the captured trace through the ATB master interface. Writing a 1 to this bit when in Stopped state starts the drain of the contents of trace buffer. This bit always reads as 0. The STS.TMCRReady bit goes LOW while the drain is in progress. This bit is functional only when the TMC is in CB mode and formatting is enabled, that is, FFCR.EnFt=1. Setting this bit when the TMC is in any other mode, or when not in Stopped state, results in UNPREDICTABLE behavior. When trace capture is complete in CB mode, all of the captured trace must be retrieved from the trace memory, either by reading all trace data out through RRD reads, or draining all trace data by setting the FFCR.DrainBuffer bit. Setting this bit after some of the captured trace has been read out through RRD results in UNPREDICTABLE behavior.
[13]	0b0	StopOnTrigEvt	Stop On Trigger Event. If this bit is set, the formatter is stopped when a Trigger Event has been observed. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.
[12]	0b0	StopOnFl	Stop On Flush. If this bit is set, the formatter is stopped on completion of a flush operation. The initiation of a flush operation is controlled by programming the register bits FFCR.FlushMan, FFCR.FOnTrigEvt, and FFCR.FOnFlIn. When a flush-initiation condition occurs, afvalid_s is asserted, and when the flush completion is received, that is, afready_s =1, trace capture is stopped. Any remaining data in the formatter is appended with a post-amble and written to trace memory. The flush operation is then complete. When the TMC is configured as an ETF, if a flush is initiated by the ATB Master interface, its completion does not lead to a formatter stop regardless of the value that is programmed in this bit.
[11]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[10]	0b0	TrigOnFl	Indicate on trace stream the completion of flush. If this bit is set, a trigger is indicated on the trace stream when afready_s is received for a flush in progress. If this bit is clear, no triggers are embedded in the trace stream on flush completion. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit. When the TMC is configured as ETF, if a flush is initiated by the ATB Master interface, its completion does not lead to a trigger indication on the trace stream regardless of the value that is programmed in this bit.
[9]	0b0	TrigOnTrigEvt	Indicate on trace stream the occurrence of a Trigger Event. If this bit is set, a trigger is indicated on the output trace stream when a Trigger Event occurs. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.
[8]	0b0	TrigOnTrigIn	Indicate on trace stream the occurrence of a rising edge on trigin . If this bit is set, a trigger is indicated on the trace stream when a rising edge is detected on the trigin input. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit.
[7]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.

Table 9-348 FFCR register bit assignments (continued)

Bits	Reset value	Name	Function
[6]	0b0	FlushMan	Manually generate a flush of the system. Writing 1 to this bit causes a flush to be generated. This bit is cleared automatically when, in formatter bypass mode, afready_s was sampled high, or, in normal formatting mode, afready_s was sampled high and all flush data was output to the trace memory. If CTL.TraceCaptEn=0, writes to this bit are ignored.
[5]	0b0	FOnTrigEvt	Flush on Trigger Event. If FFCR.StopOnTrigEvt is set, this bit is ignored. Setting this bit generates a flush when a Trigger Event occurs. If FFCR.StopOnTrigEvt is set, this bit is ignored. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.
[4]	0b0	FOnFlIn	Setting this bit enables the detection of transitions on the flushin input by the TMC. If this bit is set and the formatter has not already stopped, a rising edge on flushin initiates a flush request.
[3:2]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b0	EnTI	Enable Trigger Insertion. Setting this bit enables the insertion of triggers in the formatted trace stream. A trigger is indicated by inserting one byte of data 0x00 with atid_s =0x7D in the trace stream. Trigger indication on the trace stream is also controlled by the register bits FFCR.TrigOnFl, FFCR.TrigOnTrigEvt, and FFCR.TrigOnTrigIn. This bit can only be changed when the TMC is in Disabled state. If FFCR.EnTI bit is set formatting is enabled.
[0]	0b0	EnFt	Enable Formatter. If this bit is set, formatting is enabled. When EnTi is set, formatting is enabled. When CB mode is not used, formatting is also enabled. For backwards-compatibility with earlier versions of the ETB disabling of formatting is supported only in CB mode. This bit can only be changed when TMC is in Disabled state.

Periodic Synchronization Counter Register, PSCR

This register determines the reload value of the Periodic Synchronization Counter. This counter enables the frequency of sync packets to be optimized to the trace capture buffer size. The default behavior of the counter is to generate periodic synchronization requests, `syncreq_s`, on the ATB slave interface.

The PSCR register characteristics are:

Attributes

Offset	0x0308
Type	Read-write
Reset	0x0000000A
Width	32

The following figure shows the bit assignments.




Figure 9-337 PSCR register bit assignments

The following table shows the bit assignments.

Table 9-349 PSCR register bit assignments

Bits	Reset value	Name	Function
[31:5]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[4:0]	0b01010	PSCount	Periodic Synchronization Count. Determines the reload value of the Synchronization Counter. The reload value takes effect the next time the counter reaches zero. When trace capture is enabled, the Synchronization Counter counts the number of bytes of trace data that is stored into the trace memory, regardless of whether the trace data has been formatted by the TMC or not, since the occurrence of the last sync request on the ATB slave interface. When the counter reaches 0, a sync request is sent on the ATB slave interface. Reads from this register return the reload value that is programmed in this register. This field resets to 0x0A, that is, the default sync period is 2 ¹⁰ bytes. If a reserved value is programmed in this register field, the value 0x1B is used instead, and subsequent reads from this register also return 0x1B. The following constraints apply to the values written to the PSCount field: 0x0 - synchronization is disabled, 0x1-0x6 - reserved, 0x7-0x1B - synchronization period is 2 ^{PSCount} bytes. The smallest value 0x7 gives a sync period of 128 bytes. The maximum allowed value 0x1B gives a sync period of 2 ²⁷ bytes, 0x1C-0x1F - reserved.

Integration Test ATB Master Data 0 register, ITATBMDATA0

This register enables control of the **atdata_m** output in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any given bit is driven on the output pin that is controlled by that bit and the reads return 0x0. The width of this register is given by $1+(ATB\ DATA\ WIDTH)/8$.

The ITATBMDATA0 register characteristics are:

Attributes

Offset	0x0ED0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-338 ITATBMDATA0 register bit assignments

The following table shows the bit assignments.

Table 9-350 ITATBMDATA0 register bit assignments

Bits	Reset value	Name	Function
[31:17]	0b0000000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[16]	0b0	ATDATAMBit127	Controls the value of atdata_m [127] output in integration mode.
[15]	0b0	ATDATAMBit119	Controls the value of atdata_m [119] output in integration mode.
[14]	0b0	ATDATAMBit111	Controls the value of atdata_m [111] output in integration mode.
[13]	0b0	ATDATAMBit103	Controls the value of atdata_m [103] output in integration mode.
[12]	0b0	ATDATAMBit95	Controls the value of atdata_m [95] output in integration mode.

Table 9-350 ITATBMDATA0 register bit assignments (continued)

Bits	Reset value	Name	Function
[11]	0b0	ATDATAMBit87	Controls the value of atdata_m[87] output in integration mode.
[10]	0b0	ATDATAMBit79	Controls the value of atdata_m[79] output in integration mode.
[9]	0b0	ATDATAMBit71	Controls the value of atdata_m[71] output in integration mode.
[8]	0b0	ATDATAMBit63	Controls the value of atdata_m[63] output in integration mode.
[7]	0b0	ATDATAMBit55	Controls the value of atdata_m[55] output in integration mode.
[6]	0b0	ATDATAMBit47	Controls the value of atdata_m[47] output in integration mode.
[5]	0b0	ATDATAMBit39	Controls the value of atdata_m[39] output in integration mode.
[4]	0b0	ATDATMBit31	Controls the value of atdata_m[31] output in integration mode.
[3]	0b0	ATDATMBit23	Controls the value of atdata_m[23] output in integration mode.
[2]	0b0	ATDATMBit15	Controls the value of atdata_m[15] output in integration mode.
[1]	0b0	ATDATMBit7	Controls the value of atdata_m[7] output in integration mode.
[0]	0b0	ATDATMBit0	Controls the value of atdata_m[0] output in integration mode.

Integration Test ATB Master Control 2 register, ITATBMCTR2

This register captures the values of ATB master inputs **atready_m**, **afvalid_m**, and **syncreq_m** in integration mode. In functional mode, this register behaves as RAZ/WI.

The ITATBMCTR2 register characteristics are:

Attributes

Offset	0x0ED4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-339 ITATBMCTR2 register bit assignments

The following table shows the bit assignments.

Table 9-351 ITATBMCTR2 register bit assignments

Bits	Reset value	Name	Function
[31:3]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	SYNCREQM	Integration status of syncreq_m input. In integration mode, this bit latches to 1 on a rising edge of syncreq_m input, which is cleared when this register is read or when integration mode is disabled.
[1]	0b0	AFVALIDM	Integration status of afvalid_m input. In integration mode, writes are ignored and reads return the value of afvalid_m input.
[0]	0b0	ATREADYM	Integration status of atready_m input. In integration mode, writes are ignored and reads return the value of the atready_m input.

Integration Test ATB Master Control 1 register, ITATBMCTR1

This register enables control of the **atid_m** output in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to this register is driven on the **atid_m** output and the reads return 0x0.

The ITATBMCTR1 register characteristics are:

Attributes

Offset	0x0ED8
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-340 ITATBMCTR1 register bit assignments

The following table shows the bit assignments.

Table 9-352 ITATBMCTR1 register bit assignments

Bits	Reset value	Name	Function
[31:7]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[6:0]	0b00000000	ATIDM	Controls the value of the atid_m[6:0] output in integration mode.

Integration Test ATB Master Control 0 register, ITATBMCTR0

This register enables control of the ATB master outputs **atbytes_m**, **atwakeup_m**, **afready_m**, and **atvalid_m** in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any bit of this register is driven on the output pin that is controlled by that bit, and the reads return 0x0.

The ITATBMCTR0 register characteristics are:

Attributes

Offset	0x0EDC
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-341 ITATBMCTR0 register bit assignments

The following table shows the bit assignments.

Table 9-353 ITATBMCTR0 register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[11:8]	0b0000	ATBYTESM	Controls the value of atbytes_m output in integration mode. This width of this field is given by $N=8+\log_2(\text{ATB DATA WIDTH}/8)$.
[7:3]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	ATWAKEUPM	Controls the value of atwakeup_m output in integration mode.
[1]	0b0	AFREADYM	Controls the value of afready_m output in integration mode.
[0]	0b0	ATVALIDM	Controls the value of atvalid_m output in integration mode.

Integration Test Event and Interrupt Control Register, ITEVTINTR

This register controls the values of event and interrupt outputs in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any bit of this register is driven on the output pin that is controlled by that bit and the reads return 0x0.

The ITEVTINTR register characteristics are:

Attributes

Offset	0x0EE0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-342 ITEVTINTR register bit assignments

The following table shows the bit assignments.

Table 9-354 ITEVTINTR register bit assignments

Bits	Reset value	Name	Function
[31:3]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	FLUSHCOMP	Controls the value of flushcomp output in integration mode.
[1]	0b0	FULL	Controls the value of full output in integration mode.
[0]	0b0	ACQCOMP	Controls the value of acqcomp output in integration mode.

Integration Test Trigger In and Flush In register, ITTRFLIN

This register captures the values of the **flushin** and **trigin** inputs in integration mode. In functional mode, this register behaves as RAZ/WI.

The ITTRFLIN register characteristics are:

Attributes

Offset	0x0EE8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-343 ITTRFLIN register bit assignments

The following table shows the bit assignments.

Table 9-355 ITTRFLIN register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b0	FLUSHIN	Integration status of flushin input. In integration mode, this bit latches to 1 on a rising edge of the flushin input. It is cleared when the register is read or when integration mode is disabled.
[0]	0b0	TRIGIN	Integration status of trigin input. In integration mode, this bit latches to 1 on a rising edge of the trigin input. It is cleared when the register is read or when integration mode is disabled.

Integration Test ATB Data 0 Register, ITATBDATA0

This register captures the value of `atdata_s` input in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of corresponding `atdata_s` bits. The width of this register is given by: $1+(\text{ATB DATA WIDTH})/8$.

The ITATBDATA0 register characteristics are:

Attributes

Offset	0x0EEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-344 ITATBDATA0 register bit assignments

The following table shows the bit assignments.

Table 9-356 ITATBDATA0 register bit assignments

Bits	Reset value	Name	Function
[31:17]	0b0000000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[16]	0b0	ATDATASBit127	Returns the value of <code>atdata_s[127]</code> input in integration mode.
[15]	0b0	ATDATASBit119	Returns the value of <code>atdata_s[119]</code> input in integration mode.
[14]	0b0	ATDATASBit111	Returns the value of <code>atdata_s[111]</code> input in integration mode.
[13]	0b0	ATDATASBit103	Returns the value of <code>atdata_s[103]</code> input in integration mode.
[12]	0b0	ATDATASBit95	Returns the value of <code>atdata_s[95]</code> input in integration mode.
[11]	0b0	ATDATASBit87	Returns the value of <code>atdata_s[87]</code> input in integration mode.

Table 9-356 ITATBDATA0 register bit assignments (continued)

Bits	Reset value	Name	Function
[10]	0b0	ATDATASBit79	Returns the value of atdata_s[79] input in integration mode.
[9]	0b0	ATDATASBit71	Returns the value of atdata_s[71] input in integration mode.
[8]	0b0	ATDATASBit63	Returns the value of atdata_s[63] input in integration mode.
[7]	0b0	ATDATASBit55	Returns the value of atdata_s[55] input in integration mode.
[6]	0b0	ATDATASBit47	Returns the value of atdata_s[47] input in integration mode.
[5]	0b0	ATDATASBit39	Returns the value of atdata_s[39] input in integration mode.
[4]	0b0	ATDATASBit31	Returns the value of atdata_s[31] input in integration mode.
[3]	0b0	ATDATASBit23	Returns the value of atdata_s[23] input in integration mode.
[2]	0b0	ATDATASBit15	Returns the value of atdata_s[15] input in integration mode.
[1]	0b0	ATDATASBit7	Returns the value of atdata_s[7] input in integration mode.
[0]	0b0	ATDATASBit0	Returns the value of atdata_s[0] input in integration mode.

Integration Test ATB Control 2 Register, ITATBCTR2

This register enables control of ATB slave outputs **atready_s**, **afvalid_s**, and **syncreq_s** in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any bit of this register is driven on the output pin that is controlled by that bit and the reads return 0x0.

The ITATBCTR2 register characteristics are:

Attributes

Offset	0x0EF0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-345 ITATBCTR2 register bit assignments

The following table shows the bit assignments.

Table 9-357 ITATBCTR2 register bit assignments

Bits	Reset value	Name	Function
[31:3]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	SYNCREQS	Controls the value of syncreq_s output in integration mode.
[1]	0b0	AFVALIDS	Controls the value of afvalid_s output in integration mode.
[0]	0b0	ATREADYDYS	Controls the value of atready_s output in integration mode.

Integration Test ATB Control 1 Register, ITATBCTR1

This register captures the value of the **atid_s[6:0]** input in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of **atid_s** input.

The ITATBCTR1 register characteristics are:

Attributes

Offset	0x0EF4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-346 ITATBCTR1 register bit assignments

The following table shows the bit assignments.

Table 9-358 ITATBCTR1 register bit assignments

Bits	Reset value	Name	Function
[31:7]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[6:0]	0b0000000	ATIDS	Returns the value of atid_s[6:0] input in integration mode.

Integration Test ATB Control 0 Register, ITATBCTR0

This register captures the values of ATB slave inputs **atvalid_s**, **afready_s**, **atwakeups_s**, and **atbytes_s** in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of corresponding input pins. The width of this register is given by: $8 + \log_2(\text{ATB DATA WIDTH}/8)$.

The ITATBCTR0 register characteristics are:

Attributes

Offset	0x0EF8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-347 ITATBCTR0 register bit assignments

The following table shows the bit assignments.

Table 9-359 ITATBCTR0 register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[11:8]	0b0000	ATBYTESS	Returns the value of atbytes_s input in integration mode. $N=8+\log_2(\text{ATB DATA WIDTH}/8)$.
[7:3]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	ATWAKEUPS	Returns the value of atwakeups_s input in integration mode.
[1]	0b0	AFREADY	Returns the value of afready_s input in integration mode.
[0]	0b0	ATVALID	Returns the value of atvalid_s input in integration mode.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-348 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-360 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x0000000F
Width	32

The following figure shows the bit assignments.




Figure 9-349 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-361 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b1111	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-350 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-362 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b0000	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-351 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-363 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	0b00	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-363 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	0b00	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	0b00	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	0b00	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Configuration Register 1, DEVID1

Contains an IMPLEMENTATION DEFINED value.

The DEVID1 register characteristics are:

Attributes

Offset	0x0FC4
Type	Read-only
Reset	0x00000001
Width	32

The following figure shows the bit assignments.




Figure 9-352 DEVID1 register bit assignments

The following table shows the bit assignments.

Table 9-364 DEVID1 register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[0]	0b1	RMC	Register management mode. TMC implements register management mode 1.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x00000-80
Width	32

The following figure shows the bit assignments.




Figure 9-353 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-365 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:11]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[10:8]	IMPLEMENTATION DEFINED	MEMWIDTH	This value is twice ATB_DATA_WIDTH. 0x3 Memory interface databus is 64-bits wide. (ATB_DATA_WIDTH=32bit) 0x4 Memory interface databus is 128-bits wide. (ATB_DATA_WIDTH=64bit) 0x5 Memory interface databus is 256-bits wide. (ATB_DATA_WIDTH=128bit)
[7:6]	0b10	CONFIGTYPE	Returns 0x2, indicating ETF configuration.
[5]	0b0	CLKSCHHEME	RAM Clocking Scheme. This value indicates the TMC RAM clocking scheme used, that is, whether the TMC RAM operates synchronously or asynchronously to the TMC clock. Fixed to 0 indicating that TMC RAM clock is synchronous to the clk input.
[4:0]	0b00000	ATBINPORTCOUNT	Hidden Level of ATB input multiplexing. This value indicates the type/number of ATB multiplexing present on the input ATB. Fixed to 0x00 indicating that no multiplexing is present.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000032
Width	32

The following figure shows the bit assignments.



Figure 9-354 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-366 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0011	SUB	Minor classification. Returns 0x3, indicating this component is a FIFO.
[3:0]	0b0010	MAJOR	Major classification. Returns 0x2, indicating this component is a Trace Link.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-356 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-368 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-357 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-369 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-358 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-370 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000EA
Width	32

The following figure shows the bit assignments.



Figure 9-359 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-371 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b11101010	PART_0	Part number (lower 8 bits). Returns 0xEA, indicating TMC ETF.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-360 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-372 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000004B
Width	32

The following figure shows the bit assignments.




Figure 9-361 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-373 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0100	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-362 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-374 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-363 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-375 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-364 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-376 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-365 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-377 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-366 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-378 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b101110001	PRMBL_3	Preamble. Returns 0xB1.

9.14 css600_tmc_etr introduction

This section describes the programmers model of the `css600_tmc_etr`.

This section contains the following subsections:

- [9.14.1 Register summary on page 9-576.](#)
- [9.14.2 Register descriptions on page 9-578.](#)

9.14.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-379 `css600_tmc_etr` - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0004	RSZ	RW	0x-----	32	<i>RAM Size register, RSZ on page 9-579</i>
0x000C	STS	RW	0x000000--	32	<i>Status register, STS on page 9-580</i>
0x0010	RRD	RO	0x-----	32	<i>RAM Read Data register, RRD on page 9-582</i>
0x0014	RRP	RW	0x-----	32	<i>RAM Read Pointer register, RRP on page 9-583</i>
0x0018	RWP	RW	0x-----	32	<i>RAM Write Pointer register, RWP on page 9-584</i>
0x001C	TRG	RW	0x-----	32	<i>Trigger Counter register, TRG on page 9-585</i>
0x0020	CTL	RW	0x00000000	32	<i>Control Register, CTL on page 9-586</i>
0x0024	RWD	WO	0x00000000	32	<i>RAM Write Data register, RWD on page 9-587</i>
0x0028	MODE	RW	0x000000--	32	<i>Mode register, MODE on page 9-588</i>
0x002C	LBUFLEVEL	RO	0x-----	32	<i>Latched Buffer Fill Level, LBUFLEVEL on page 9-589</i>
0x0030	CBUFLEVEL	RO	0x-----	32	<i>Current Buffer Fill Level, CBUFLEVEL on page 9-590</i>
0x0034	BUFWM	RW	0x-----	32	<i>Buffer Level Water Mark, BUFWM on page 9-591</i>
0x0038	RRPHI	RW	0x000-----	32	<i>RAM Read Pointer High register, RRPHI on page 9-592</i>
0x003C	RWPHI	RW	0x000-----	32	<i>RAM Write Pointer High register, RWPHI on page 9-593</i>
0x0110	AXICTL	RW	0x00000-0-	32	<i>AXI Control Register, AXICTL on page 9-594</i>
0x0118	DBALO	RW	0x-----	32	<i>Data Buffer Address Low register, DBALO on page 9-596</i>
0x011C	DBAHI	RW	0x000-----	32	<i>Data Buffer Address HIGH register, DBAHI on page 9-597</i>

Table 9-379 css600_tmc_etr - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0120	RURP	WO	0x00000000	32	<i>RAM Update Read Pointer register, RURP on page 9-598</i>
0x0300	FFSR	RO	0x0000000-	32	<i>Formatter and Flush Status Register, FFSR on page 9-599</i>
0x0304	FFCR	RW	0x00000000	32	<i>Formatter and Flush Control Register, FFCR on page 9-600</i>
0x0308	PSCR	RW	0x0000000A	32	<i>Periodic Synchronization Counter Register, PSCR on page 9-603</i>
0x0EE0	ITEVTINTR	WO	0x00000000	32	<i>Integration Test Event and Interrupt Control Register, ITEVTINTR on page 9-604</i>
0x0EE8	ITTRFLIN	RO	0x00000000	32	<i>Integration Test Trigger In and Flush In register, ITTRFLIN on page 9-605</i>
0x0EEC	ITATBDATA0	RO	0x00000000	32	<i>Integration Test ATB Data 0 Register, ITATBDATA0 on page 9-606</i>
0x0EF0	ITATBCTR2	WO	0x00000000	32	<i>Integration Test ATB Control 2 Register, ITATBCTR2 on page 9-608</i>
0x0EF4	ITATBCTR1	RO	0x00000000	32	<i>Integration Test ATB Control 1 Register, ITATBCTR1 on page 9-609</i>
0x0EF8	ITATBCTR0	RO	0x00000000	32	<i>Integration Test ATB Control 0 Register, ITATBCTR0 on page 9-610</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-611</i>
0x0FA0	CLAIMSET	RW	0x0000000F	32	<i>Claim Tag Set Register, CLAIMSET on page 9-612</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-613</i>
0x0FB8	AUTHSTATUS	RO	0x000000--	32	<i>Authentication Status Register, AUTHSTATUS on page 9-614</i>
0x0FC4	DEVID1	RO	0x00000001	32	<i>Device Configuration Register 1, DEVID1 on page 9-616</i>
0x0FC8	DEVID	RO	0x03---40	32	<i>Device Configuration Register, DEVID on page 9-617</i>
0x0FCC	DEVTYPE	RO	0x00000021	32	<i>Device Type Identifier Register, DEVTYPE on page 9-619</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-620</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-621</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-622</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-623</i>
0x0FE0	PIDR0	RO	0x000000E8	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-624</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-625</i>
0x0FE8	PIDR2	RO	0x0000004B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-626</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-627</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-628</i>

Table 9-379 css600_tmc_etr - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-629</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-630</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-631</i>

9.14.2 Register descriptions

This section describes the css600_tmc_etr registers.

[9.14.1 Register summary on page 9-576](#) provides cross references to individual registers.

RAM Size register, RSZ

Defines the size of trace memory in units of 32-bit words.

The RSZ register characteristics are:

Attributes

Offset	0x0004
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-367 RSZ register bit assignments

The following table shows the bit assignments.

Table 9-380 RSZ register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:0]	UNKNOWN	RSZ	RAM size. Indicates the size of trace memory in 32-bit words. The size of the trace buffer must be a multiple of the AXI data width. This can be found by looking at the MEMWIDTH field in the DEVID Register. The maximum trace buffer size permitted is 4GB. The minimum trace buffer size enabled in Software FIFO mode and Hardware FIFO mode is 512 bytes. The minimum trace buffer size enabled in Circular Buffer mode is one AXI dataword. Returns the programmed value on reading. The burst length programmed in the AXICTL Register, WrBurstLen, must be compatible with the trace buffer size and the AXI data width so that the total number of bytes of data transferred in a burst is not greater than the trace buffer size. Programming an incompatible burst length results in UNPREDICTABLE behavior. Modifying this register when the TMCReady bit, STS Register, 0x00C is clear, or the TraceCaptEn bit, CTL Register, 0x020 is set, results in UNPREDICTABLE behavior. Arm recommends that $DBA+RSZ*4 < 2^{AXI_ADDR_WIDTH}$.

Status register, STS

Indicates the status of the Trace Memory Controller. After a reset, software must ignore all the fields of this register except STS.TMCReady. The other fields have meaning only when the TMC has left the Disabled state. Writes to all RO fields of this register are ignored.

The STS register characteristics are:

Attributes

Offset	0x000C
Type	Read-write
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-368 STS register bit assignments

The following table shows the bit assignments.

Table 9-381 STS register bit assignments

Bits	Reset value	Name	Function
[31:6]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[5]	UNKNOWN	MemErr	Memory error status. This bit indicates whether an error has occurred on the AXI master interface. The error could be due to an error response received from the connected AXI slave or due to attempted AXI transfers without proper authentication.
[4]	UNKNOWN	Empty	Trace buffer empty. If set, this bit indicates that the trace memory does not contain any valid trace data. However, this does not mean that the pipeline stages within the TMC are empty. To determine whether the internal pipeline stages are empty, the software must read the STS.TMCReady bit. This bit is valid only when TraceCaptEn is HIGH. This bit reads as zero when TraceCaptEn is LOW. Note, that in Circular Buffer mode, it is possible that the Empty bit and the Full bit in this register are one at the same time because the Full bit in this mode, when set, does not clear until TraceCaptEn is set.
[3]	UNKNOWN	FtEmpty	Trace capture has been completed and all captured trace data has been written to the trace memory, set when trace capture has stopped
[2]	0b1	TMCReady	Trace capture has been completed, all captured trace data has been written to the trace memory, and reading from trace memory completed as a result of final AXI write completing

Table 9-381 STS register bit assignments (continued)

Bits	Reset value	Name	Function
[1]	UNKNOWN	Triggered	TMC triggered. This bit is set when trace capture is in progress and the TMC has detected a trigger event. This bit is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. A trigger event is when the TMC has written a set number of data words, as programmed in the TRG register, into the trace memory after a rising edge of trigin input, or a trigger packet (atid_s = 0x7D) is received in the input trace.
[0]	UNKNOWN	Full	Trace memory full. This bit helps in determining the amount of valid data present in the trace memory. Writes to this bit are allowed in Disabled state. However, it is not affected by the reprogramming of pointer registers in this state. In Circular Buffer mode, this flag is set when the RAM write pointer wraps around the top of the buffer, and remains set until the TraceCaptEn bit is cleared and set. In Software FIFO mode, this flag indicates that the current space in the trace memory is less than or equal to the value programmed in the BUFWM Register, that is, Fill level \geq MEM_SIZE- BUFWM. The FULL output from the TMC reflects the value of this register bit, except when the Integration Mode bit in the ITCTRL Register, 0xF00, is set.

RAM Read Data register, RRD

Reading this register allows data to be read from the trace memory at the location pointed to by the RRP/RRPHI registers when either in the Disabled state or operating in CB or SWF1 mode. When ATB_DATA_WIDTH is 32, 64 or 128 bit wide the AXI data width is the same and a memory word holds 4, 8, or 16 bytes. When ATB_DATA_WIDTH is 64 or 128 bit wide multiple RRD reads must be performed to read a full memory word. When a full memory width of data has been read via the RRD register, the RRP register is incremented to the next memory word. When the TMC left the Disabled state and the trace memory is empty, this register returns 0xFFFFFFFF. When the TMC left the Disabled state and the trace memory is empty, this register returns 0xFFFFFFFF. When operating in CB mode and the TMC left the Disabled state, this register returns 0xFFFFFFFF in all other states except the STOPPED state. When operating in SWF2 mode, this register also returns 0xFFFFFFFF. When the MemErr bit in the STS Register is set, reading this register returns an error response on the APB slave interface.

The RRD register characteristics are:

Attributes

Offset	0x0010
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.



Figure 9-369 RRD register bit assignments

The following table shows the bit assignments.

Table 9-382 RRD register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	RRD	Returns the data read from trace memory.

RAM Read Pointer register, RRP

The RAM Read Pointer Register contains the value of the read pointer that is used to read entries from trace memory over the APB interface. Software must program it before enabling trace capture. Software must program it before enabling trace capture.

The RRP register characteristics are:

Attributes

Offset	0x0014
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-370 RRP register bit assignments

The following table shows the bit assignments.

Table 9-383 RRP register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	RRP	This register represents the lower 32 bits of the AXI address that is used to access the trace memory with RRD read accesses. When ATB_DATA_WIDTH is 32, 64 or 128 bit wide the AXI data width is the same and a memory word holds 4, 8, or 16 bytes. When a full memory width of data has been read via the RRD register, the RRP register is incremented to the next memory word. Some of the lower bits have access type RAZ/WI. The number of bits is calculated as $\log_2(ATB_DATA_WIDTH/8)$. When the AXI_ADDR_WIDTH is 0, this register is reserved and access type is RAZ/WI.

RAM Write Pointer register, RWP

RAM Write Pointer Register sets the write pointer that is used to write entries into the trace memory. Software must program it before enabling trace capture.

The RWP register characteristics are:

Attributes

Offset	0x0018
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-371 RWP register bit assignments

The following table shows the bit assignments.

Table 9-384 RWP register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	RWP	This register represents the lower 32 bits of the AXI address that is used to access the trace memory with RRD read accesses. When ATB_DATA_WIDTH is 32, 64 or 128 bit wide the AXI data width is the same and a memory word holds 4, 8, or 16 bytes. When a full memory width of data has been written via the RWD register, the RWP register is incremented to the next memory word. Some of the lower bits have access type RAZ/WI. The number of bits is calculated as $\log_2(ATB_DATA_WIDTH/8)$. When the AXI_ADDR_WIDTH is 0, this register is reserved and access type is RAZ/WI.

Trigger Counter register, TRG

In Circular Buffer mode, the Trigger Counter register specifies the number of 32-bit words to capture in the trace memory, after detection of either a rising edge on the **trigin** input or a trigger packet in the incoming trace stream, that is, where **atid_s** = 0x7D. The value programmed must be aligned to the frame length of 128 bits. Software must program this register before leaving Disabled state.

The TRG register characteristics are:

Attributes

Offset	0x001C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-372 TRG register bit assignments

The following table shows the bit assignments.

Table 9-385 TRG register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	TRG	Trigger count. This count represents the number of 32-bit words of trace that are captured between a trigger packet and a trigger event. The lowest two bits have access type RAZ/WI.

Control Register, CTL

This register controls trace stream capture. Setting the CTL.TraceCaptEn bit to 1 enables the TMC to capture the trace data. When trace capture is enabled, the formatter behavior is controlled by the FFCR register.

The CTL register characteristics are:

Attributes

Offset	0x0020
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-373 CTL register bit assignments

The following table shows the bit assignments.

Table 9-386 CTL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	TraceCaptEn	Trace capture enable. 0 Disable trace capture. 1 Enable trace capture.

RAM Write Data register, RWD

The RAM Write Data register enables testing of trace memory connectivity to the TMC. Writing this register allows data to be written to the trace memory at the location pointed to by the RWP/RWPHI registers when in the Disabled state. When ATB_DATA_WIDTH is 32, 64 or 128 bit wide the AXI data width is the same and a memory word holds 4, 8, or 16 bytes. When ATB_DATA_WIDTH is 64 or 128 bit wide multiple RWD writes must be performed to write a full memory word. When a full memory width of data has been written via the RWD register, the data is written to the trace memory and the RWP register is incremented to the next memory word. When the STS.MemErr bit is set, writing to this register returns an error response on the APB interface and the write data is discarded.

The RWD register characteristics are:

Attributes

Offset	0x0024
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-374 RWD register bit assignments

The following table shows the bit assignments.

Table 9-387 RWD register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	RWD	Data written to this register is placed in the trace memory.

Mode register, MODE

This register controls the TMC operating mode. The operating mode can only be changed when the TMC is in Disabled state. Attempting to write to this register in any other state results in UNPREDICTABLE behavior. The operating mode is ignored when in Disabled state.

The MODE register characteristics are:

Attributes

Offset	0x0028
Type	Read-write
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-375 MODE register bit assignments

The following table shows the bit assignments.

Table 9-388 MODE register bit assignments

Bits	Reset value	Name	Function
[31:5]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[4]	UNKNOWN	StallOnStop	Stall On Stop. If this bit is set and the formatter stops as a result of a stop event, the output atready_s is de-asserted to stall the ATB interface and avoid loss of trace. If this bit is clear and the formatter stops as a result of a stop event, signal atready_s remains asserted but the TMC discards further incoming trace.
[3:2]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[1:0]	UNKNOWN	MODE	<p>Selects the operating mode. If a reserved MODE value is programmed and trace capture is enabled, the TMC starts to operate in SWF1 mode. However, reading the MODE.MODE field returns the programmed value.</p> <p>0x0 CB, Circular Buffer mode.</p> <p>0x1 SWF1, Software FIFO mode 1.</p> <p>0x2 Reserved. (SWF1)</p> <p>0x3 SWF2, Software FIFO mode 2.</p>

Latched Buffer Fill Level, LBUFLEVEL

Reading this register returns the maximum fill level of the trace memory in 32-bit words since this register was last read. Reading this register also results in its contents being updated to the current fill level. When entering Disabled state, it retains its last value. While in Disabled state, reads from this register do not affect its value. When exiting Disabled state, the LBUFLEVEL register is updated to the current fill level.

The LBUFLEVEL register characteristics are:

Attributes

Offset	0x002C
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-376 LBUFLEVEL register bit assignments

The following table shows the bit assignments.

Table 9-389 LBUFLEVEL register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:0]	UNKNOWN	LBUFLEVEL	Latched Buffer Fill Level. Indicates the maximum fill level of the trace memory in 32-bit words since this register was last read.

Current Buffer Fill Level, CBUFLEVEL

The CBUFLEVEL register indicates the current fill level of the trace memory in units of 32-bit words. When the TMC leaves Disabled state, this register dynamically indicates the current fill level of trace memory. It retains its value on entering Disabled state. It is not affected by the reprogramming of pointer registers in Disabled state with the exception of RRD reads and RWD writes.

The CBUFLEVEL register characteristics are:

Attributes

Offset	0x0030
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-377 CBUFLEVEL register bit assignments

The following table shows the bit assignments.

Table 9-390 CBUFLEVEL register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:0]	UNKNOWN	CBUFLEVEL	Current Buffer Fill Level. Indicates the current fill level of the trace memory in 32-bit words.

Buffer Level Water Mark, BUFWM

The value that is programmed into this register indicates the desired threshold vacancy level in 32-bit words in the trace memory. When the available space in the FIFO is less than or equal to this value, that is, fill level $\geq (\text{MEM_SIZE} - \text{BUFWM})$, the **full** output is asserted and the STS.Full bit is set. This register is used only in the FIFO modes, that is, SWF1, SWF2, and HWF modes. In CB mode, the same functionality is obtained by programming the RWP to the desired vacancy trigger level, so that when the pointer wraps around, the **full** output gets asserted indicating that the vacancy level has fallen below the desired level. Reading this register returns the programmed value. The maximum value that can be written into this register is $\text{MEM_SIZE} - 1$, in which case the **full** output is asserted after the first 32-bit word is written to trace memory. Writing to this register other than when in Disabled state results in UNPREDICTABLE behavior. Any software using it must program it with an initial value before setting the CTL.TraceCaptEn bit to 1.

The BUFWM register characteristics are:

Attributes

Offset	0x0034
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-378 BUFWM register bit assignments

The following table shows the bit assignments.

Table 9-391 BUFWM register bit assignments

Bits	Reset value	Name	Function
[31:30]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[29:0]	UNKNOWN	BUFWM	Buffer Level Watermark. Indicates the desired threshold vacancy level in 32-bit words in the trace memory.

RAM Read Pointer High register, RRPHI

The RAM Read Pointer High register contains address bits \geq bit[32] of the read pointer that is used to read entries from trace memory over the APB interface. Software must program it before enabling trace capture.

The RRPHI register characteristics are:

Attributes

Offset	0x0038
Type	Read-write
Reset	0x000-----
Width	32

The following figure shows the bit assignments.



Figure 9-379 RRPHI register bit assignments

The following table shows the bit assignments.

Table 9-392 RRPHI register bit assignments

Bits	Reset value	Name	Function
[31:20]	0b00000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[19:0]	UNKNOWN	RRPHI	RAM Read Pointer High. Bits [32] and above of the RAM read pointer.

RAM Write Pointer High register, RWPHI

The RAM Write Pointer High register sets bits \geq bit[32] of the write pointer that is used to write entries into the trace memory. Software must program it before enabling trace capture.

The RWPHI register characteristics are:

Attributes

Offset	0x003C
Type	Read-write
Reset	0x000-----
Width	32

The following figure shows the bit assignments.



Figure 9-380 RWPHI register bit assignments

The following table shows the bit assignments.

Table 9-393 RWPHI register bit assignments

Bits	Reset value	Name	Function
[31:20]	0b000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[19:0]	UNKNOWN	RWPHI	RAM Write Pointer High. Bits [32] and above of the RAM write pointer.

AXI Control Register, AXICTL

This register controls TMC accesses to system memory through the AXI interface. The TMC only performs data accesses, so the **arprot_m[2]** and **awprot_m[2]** outputs are LOW for all AXI transfers.

The AXICTL register characteristics are:

Attributes

Offset	0x0110
Type	Read-write
Reset	0x00000-0-
Width	32

The following figure shows the bit assignments.




Figure 9-381 AXICTL register bit assignments

The following table shows the bit assignments.

Table 9-394 AXICTL register bit assignments

Bits	Reset value	Name	Function
[31:20]	0b000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[19:16]	0b0000	RCACHE	This field controls the AXI cache encoding for read transfers, that is, the value to be driven on the arcache_m[3:0] bus. Software must only program a valid AXI3 or AXI4 cache encoding value in this field. These values are defined in the AMBA 4 AXI and ACE Protocol Specification. If software attempts to program an invalid value 0x0 is written to this field instead.
[15:12]	0b0000	RAZ/WI	Read-As-Zero, Writes Ignored.
[11:8]	UNKNOWN	WrBurstLen	Write Burst Length. This field indicates the maximum number of data transfers that can occur within each burst that is initiated by the TMC on the AXI interface. The write burst that is initiated on the AXI can be shorter than the programmed value in a case when the formatter has stopped due to a stop condition having occurred.
[7:6]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[5:2]	0b0000	WCACHE	This field controls the AXI cache encoding for write transfers, that is, the value to be driven on the awcache_m[3:0] bus. Software must only program a valid AXI3 or AXI4 cache encoding value in this field. These values are defined in the AMBA 4 AXI and ACE Protocol Specification. If software attempts to program an invalid value, 0x0 is written to this field instead.

Table 9-394 AXICTL register bit assignments (continued)

Bits	Reset value	Name	Function
[1]	UNKNOWN	ProtCtrlBit1	Secure Access (AXI4 definition). This bit controls the value that is driven on arprot_m[1] or awprot_m[1] on the AXI master interface when performing AXI transfers.
[0]	UNKNOWN	ProtCtrlBit0	Privileged Access (AXI4 definition). This bit controls the value that is driven on arprot_m[0] or awprot_m[0] on the AXI master interface when performing AXI transfers.

Data Buffer Address Low register, DBALO

This register, together with the DBAHI register, enables the TMC to locate the trace buffer in system memory. This register contains bits [31:0] of the start address of the trace buffer in system memory.

This register is 32-bits wide if AXI_ADDR_WIDTH is ≥ 32 -bits. If the AXI_ADDR_WIDTH is 0, this register is reserved and access type is RAZ/WI. Software must program it before enabling trace capture, and the programmed value must be aligned to the Trace Memory Data Width and the Frame Width. Programming an unaligned value results in UNPREDICTABLE behavior. Modifying this register other than when in Disabled state results in UNPREDICTABLE behavior. Arm recommends that $DBA + RSZ * 4 < 2^{AXI_ADDR_WIDTH}$.

The DBALO register characteristics are:

Attributes

Offset	0x0118
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-382 DBALO register bit assignments

The following table shows the bit assignments.

Table 9-395 DBALO register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	BUFADDRLO	Data Buffer Low Address. Holds the lower 32 bits of the AXI address that is used to locate the trace buffer in system memory. The lowest four bits have access type RAZ/WI.

Data Buffer Address HIGH register, DBAHI

This register, together with the DBALO register, enables the TMC to locate the trace buffer in system memory.

This register contains bits \geq bit[32] of the start address of the trace buffer in system memory. The width of this register is given by: $(AXI_ADDR_WIDTH - 32)$, however, if AXI_ADDR_WIDTH is ≤ 32 bits, this register is reserved and access type is RAZ/WI. Modifying this register, other than when in Disabled state, results in UNPREDICTABLE behavior. Software must program it with an initial value before setting CTL.TraceCaptEn bit to 1. Arm recommends that $DBA+RSZ*4 < 2^{AXI_ADDR_WIDTH}$.

The DBAHI register characteristics are:

Attributes

Offset	0x011C
Type	Read-write
Reset	0x000-----
Width	32

The following figure shows the bit assignments.



Figure 9-383 DBAHI register bit assignments

The following table shows the bit assignments.

Table 9-396 DBAHI register bit assignments

Bits	Reset value	Name	Function
[31:20]	0b000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[19:0]	UNKNOWN	BUFADDRHI	Data Buffer High Address. Holds the upper bits, that is, bit[32] and above, of the AXI address that is used to locate the trace buffer in the system.

RAM Update Read Pointer register, RURP

The RURP register enables software to inform the TMC of the amount of trace data that is extracted directly from system memory in SWF2 mode. Writes to this register are ignored when the TMC is in Disabled state or when not in SWF2 mode.

The RURP register characteristics are:

Attributes

Offset	0x0120
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-384 RURP register bit assignments

The following table shows the bit assignments.

Table 9-397 RURP register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[20:0]	0x0	RURP	RAM Update Read Pointer. A write to the RURP register causes the TMC to update the RAM Read Pointer, both the RRP and RRPHI registers, based on the value that is written to it. RURP allows up to 1MB of data to be extracted in a single chunk. Reads always return 0x0. The following constraints apply to the write values: 0x000000 - no effect, 0x000010-0x100000 - increment RRP by this value, 0x100010-0x1FFFFFF - reserved. The programmed value must also be aligned to the Trace Memory Data Width and the Frame Width. Programming an unaligned or reserved value results in UNPREDICTABLE behavior.

Formatter and Flush Status Register, FFSR

This register indicates the status of the Formatter, and the status of Flush request.

The FFSR register characteristics are:

Attributes

Offset	0x0300
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-385 FFSR register bit assignments

The following table shows the bit assignments.

Table 9-398 FFSR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	UNKNOWN	FtStopped	<p>Formatter Stopped. This bit behaves the same way as STS.FtEmpty. It is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. The FFCR.FtStopped bit is deprecated and is present in this register to support backwards-compatibility with earlier versions of the ETB.</p> <p>0 Trace capture has not yet completed.</p> <p>1 Trace capture has completed and all captured trace data has been written to the trace memory.</p>
[0]	UNKNOWN	FInProg	<p>Flush In Progress. This bit indicates whether the TMC is currently processing a flush request. The flush initiation is controlled by the flush control bits in the FFCR register. The flush request could additionally be from the ATB master port. This bit is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. When in Disabled state, this bit is not updated.</p> <p>0 No flush activity in progress.</p> <p>1 Flush in progress on the ATB slave interface or the TMC internal pipeline.</p>

Formatter and Flush Control Register, FFCR

The FFCR controls the generation of stop, trigger and flush events. The insertion of a flush completion packet and the insertion of a trigger packet in the formatted trace is enabled here. Also one of the 2 formatter modes for bypass mode and normal mode can be changed here when the formatter has stopped.

The FFCR register characteristics are:

Attributes

Offset	0x0304
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-386 FFCR register bit assignments

The following table shows the bit assignments.

Table 9-399 FFCR register bit assignments

Bits	Reset value	Name	Function
[31:16]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[15]	0b0	EmbedFlush	Embed Flush ID (flush completion packet). Enables insertion of Flush ID 0x7B with a single byte of data payload = 0x00 in the output trace, immediately after the last flush data byte, when a flush completes on the ATB slave interface. This bit is effective only in Normal formatting modes. In Bypass mode, the Flush ID insertion remains disabled and this bit is ignored. 0 Disable Flush ID insertion. 1 Enable Flush ID insertion.
[14]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.

Table 9-399 FFCR register bit assignments (continued)

Bits	Reset value	Name	Function
[13]	0b0	StopOnTrigEvt	Stop On Trigger Event. If this bit is set, the formatter is stopped when a Trigger Event has been observed. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.
[12]	0b0	StopOnFl	Stop On Flush. If this bit is set, the formatter is stopped on completion of a flush operation. The initiation of a flush operation is controlled by programming the register bits FFCR.FlushMan, FFCR.FOnTrigEvt, and FFCR.FOnFlIn. When a flush-initiation condition occurs, afvalid_s is asserted, and when the flush completion is received, that is, afready_s =1, trace capture is stopped. Any remaining data in the formatter is appended with a post-amble and written to trace memory. The flush operation is then complete. When the TMC is configured as an ETF, if a flush is initiated by the ATB Master interface, its completion does not lead to a formatter stop regardless of the value that is programmed in this bit.
[11]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[10]	0b0	TrigOnFl	Indicate on trace stream the completion of flush. If this bit is set, a trigger is indicated on the trace stream when afready_s is received for a flush in progress. If this bit is clear, no triggers are embedded in the trace stream on flush completion. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit. When the TMC is configured as ETF, if a flush is initiated by the ATB Master interface, its completion does not lead to a trigger indication on the trace stream regardless of the value that is programmed in this bit.
[9]	0b0	TrigOnTrigEvt	Indicate on trace stream the occurrence of a Trigger Event. If this bit is set, a trigger is indicated on the output trace stream when a Trigger Event occurs. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.
[8]	0b0	TrigOnTrigIn	Indicate on trace stream the occurrence of a rising edge on trigin . If this bit is set, a trigger is indicated on the trace stream when a rising edge is detected on the trigin input. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit.
[7]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[6]	0b0	FlushMan	Manually generate a flush of the system. Writing 1 to this bit causes a flush to be generated. This bit is cleared automatically when, in formatter bypass mode, afready_s was sampled high, or, in normal formatting mode, afready_s was sampled high and all flush data was output to the trace memory. If CTL.TraceCaptEn=0, writes to this bit are ignored.
[5]	0b0	FOnTrigEvt	Flush on Trigger Event. If FFCR.StopOnTrigEvt is set, this bit is ignored. Setting this bit generates a flush when a Trigger Event occurs. If FFCR.StopOnTrigEvt is set, this bit is ignored. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.

Table 9-399 FFCR register bit assignments (continued)

Bits	Reset value	Name	Function
[4]	0b0	FOnFlIn	Setting this bit enables the detection of transitions on the flushin input by the TMC. If this bit is set and the formatter has not already stopped, a rising edge on flushin initiates a flush request.
[3:2]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b0	EnTI	Enable Trigger Insertion. Setting this bit enables the insertion of triggers in the formatted trace stream. A trigger is indicated by inserting one byte of data 0x00 with atid_s=0x7D in the trace stream. Trigger indication on the trace stream is also controlled by the register bits FFCR.TrigOnFl, FFCR.TrigOnTrigEvt, and FFCR.TrigOnTrigIn. This bit can only be changed when the TMC is in Disabled state. If FFCR.EnTI bit is set formatting is enabled.
[0]	0b0	EnFt	Enable Formatter. If this bit is set, formatting is enabled. When EnTi is set, formatting is enabled. When CB mode is not used, formatting is also enabled. For backwards-compatibility with earlier versions of the ETB disabling of formatting is supported only in CB mode. This bit can only be changed when TMC is in Disabled state.

Periodic Synchronization Counter Register, PSCR

This register determines the reload value of the Periodic Synchronization Counter. This counter enables the frequency of sync packets to be optimized to the trace capture buffer size. The default behavior of the counter is to generate periodic synchronization requests, `syncreq_s`, on the ATB slave interface.

The PSCR register characteristics are:

Attributes

Offset	0x0308
Type	Read-write
Reset	0x0000000A
Width	32

The following figure shows the bit assignments.




Figure 9-387 PSCR register bit assignments

The following table shows the bit assignments.

Table 9-400 PSCR register bit assignments

Bits	Reset value	Name	Function
[31:6]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[5]	0b0	EmbedSync	Embed Frame Sync Packet in the trace stream. Setting this bit to 1 enables the formatter to insert frame sync packets in the trace stream at periodic intervals. If this bit is set and the Synchronization Counter is enabled, the formatter inserts a 32-bit frame sync packet in the trace stream when the counter reaches 0. This bit is effective only when formatting is enabled, that is when <code>FFCR.EnTI=1</code> or <code>FFCR.EnFt=1</code> , and it is ignored when the formatter is in bypass mode.
[4:0]	0b01010	PSCount	Periodic Synchronization Count. Determines the reload value of the Synchronization Counter. The reload value takes effect the next time the counter reaches zero. When trace capture is enabled, the Synchronization Counter counts the number of bytes of trace data that is stored into the trace memory, regardless of whether the trace data has been formatted by the TMC or not, since the occurrence of the last sync request on the ATB slave interface. When the counter reaches 0, a sync request is sent on the ATB slave interface. Reads from this register return the reload value that is programmed in this register. This field resets to 0x0A, that is, the default sync period is 2 ¹⁰ bytes. If a reserved value is programmed in this register field, the value 0x1B is used instead, and subsequent reads from this register also return 0x1B. The following constraints apply to the values written to the PSCount field: 0x0 - synchronization is disabled, 0x1-0x6 - reserved, 0x7-0x1B - synchronization period is 2 ^{PSCount} bytes. The smallest value 0x7 gives a sync period of 128 bytes. The maximum allowed value 0x1B gives a sync period of 2 ²⁷ bytes, 0x1C-0x1F - reserved.

Integration Test Event and Interrupt Control Register, ITEVTINTR

This register controls the values of event and interrupt outputs in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any bit of this register is driven on the output pin that is controlled by that bit and the reads return 0x0.

The ITEVTINTR register characteristics are:

Attributes

Offset	0x0EE0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-388 ITEVTINTR register bit assignments

The following table shows the bit assignments.

Table 9-401 ITEVTINTR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3]	0b0	BUFINTR	Controls the value of bufintr output in integration mode.
[2]	0b0	FLUSHCOMP	Controls the value of flushcomp output in integration mode.
[1]	0b0	FULL	Controls the value of full output in integration mode.
[0]	0b0	ACQCOMP	Controls the value of acqcomp output in integration mode.

Integration Test Trigger In and Flush In register, ITTRFLIN

This register captures the values of the **flushin** and **trigin** inputs in integration mode. In functional mode, this register behaves as RAZ/WI.

The ITTRFLIN register characteristics are:

Attributes

Offset	0x0EE8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-389 ITTRFLIN register bit assignments

The following table shows the bit assignments.

Table 9-402 ITTRFLIN register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b0	FLUSHIN	Integration status of flushin input. In integration mode, this bit latches to 1 on a rising edge of the flushin input. It is cleared when the register is read or when integration mode is disabled.
[0]	0b0	TRIGIN	Integration status of trigin input. In integration mode, this bit latches to 1 on a rising edge of the trigin input. It is cleared when the register is read or when integration mode is disabled.

Integration Test ATB Data 0 Register, ITATBDATA0

This register captures the value of `atdata_s` input in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of corresponding `atdata_s` bits. The width of this register is given by: $1+(\text{ATB DATA WIDTH})/8$.

The ITATBDATA0 register characteristics are:

Attributes

Offset	0x0EEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-390 ITATBDATA0 register bit assignments

The following table shows the bit assignments.

Table 9-403 ITATBDATA0 register bit assignments

Bits	Reset value	Name	Function
[31:17]	0b0000000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[16]	0b0	ATDATASBit127	Returns the value of <code>atdata_s[127]</code> input in integration mode.
[15]	0b0	ATDATASBit119	Returns the value of <code>atdata_s[119]</code> input in integration mode.
[14]	0b0	ATDATASBit111	Returns the value of <code>atdata_s[111]</code> input in integration mode.
[13]	0b0	ATDATASBit103	Returns the value of <code>atdata_s[103]</code> input in integration mode.
[12]	0b0	ATDATASBit95	Returns the value of <code>atdata_s[95]</code> input in integration mode.
[11]	0b0	ATDATASBit87	Returns the value of <code>atdata_s[87]</code> input in integration mode.

Table 9-403 ITATBDATA0 register bit assignments (continued)

Bits	Reset value	Name	Function
[10]	0b0	ATDATASBit79	Returns the value of atdata_s[79] input in integration mode.
[9]	0b0	ATDATASBit71	Returns the value of atdata_s[71] input in integration mode.
[8]	0b0	ATDATASBit63	Returns the value of atdata_s[63] input in integration mode.
[7]	0b0	ATDATASBit55	Returns the value of atdata_s[55] input in integration mode.
[6]	0b0	ATDATASBit47	Returns the value of atdata_s[47] input in integration mode.
[5]	0b0	ATDATASBit39	Returns the value of atdata_s[39] input in integration mode.
[4]	0b0	ATDATASBit31	Returns the value of atdata_s[31] input in integration mode.
[3]	0b0	ATDATASBit23	Returns the value of atdata_s[23] input in integration mode.
[2]	0b0	ATDATASBit15	Returns the value of atdata_s[15] input in integration mode.
[1]	0b0	ATDATASBit7	Returns the value of atdata_s[7] input in integration mode.
[0]	0b0	ATDATASBit0	Returns the value of atdata_s[0] input in integration mode.

Integration Test ATB Control 2 Register, ITATBCTR2

This register enables control of ATB slave outputs **atready_s**, **afvalid_s**, and **syncreq_s** in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any bit of this register is driven on the output pin that is controlled by that bit and the reads return 0x0.

The ITATBCTR2 register characteristics are:

Attributes

Offset	0x0EF0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-391 ITATBCTR2 register bit assignments

The following table shows the bit assignments.

Table 9-404 ITATBCTR2 register bit assignments

Bits	Reset value	Name	Function
[31:3]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	SYNCREQS	Controls the value of syncreq_s output in integration mode.
[1]	0b0	AFVALIDS	Controls the value of afvalid_s output in integration mode.
[0]	0b0	ATREADYDYS	Controls the value of atready_s output in integration mode.

Integration Test ATB Control 1 Register, ITATBCTR1

This register captures the value of the **atid_s[6:0]** input in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of **atid_s** input.

The ITATBCTR1 register characteristics are:

Attributes

Offset	0x0EF4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-392 ITATBCTR1 register bit assignments

The following table shows the bit assignments.

Table 9-405 ITATBCTR1 register bit assignments

Bits	Reset value	Name	Function
[31:7]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[6:0]	0b0000000	ATIDS	Returns the value of atid_s[6:0] input in integration mode.

Integration Test ATB Control 0 Register, ITATBCTR0

This register captures the values of ATB slave inputs **atvalid_s**, **afready_s**, **atwakeup_s**, and **atbytes_s** in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of corresponding input pins. The width of this register is given by: $8 + \log_2(\text{ATB DATA WIDTH}/8)$.

The ITATBCTR0 register characteristics are:

Attributes

Offset	0x0EF8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-393 ITATBCTR0 register bit assignments

The following table shows the bit assignments.

Table 9-406 ITATBCTR0 register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[11:8]	0b0000	ATBYTESS	Returns the value of atbytes_s input in integration mode. $N=8+\log_2(\text{ATB DATA WIDTH}/8)$.
[7:3]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	ATWAKEUPS	Returns the value of atwakeup_s input in integration mode.
[1]	0b0	AFREADYs	Returns the value of afready_s input in integration mode.
[0]	0b0	ATVALIDs	Returns the value of atvalid_s input in integration mode.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-394 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-407 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x0000000F
Width	32

The following figure shows the bit assignments.




Figure 9-395 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-408 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b1111	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-396 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-409 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b0000	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-397 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-410 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	0b00	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-410 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	IMPLEMENTATION DEFINED	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	0b00	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	IMPLEMENTATION DEFINED	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Configuration Register 1, DEVID1

Contains an IMPLEMENTATION DEFINED value.

The DEVID1 register characteristics are:

Attributes

Offset	0x0FC4
Type	Read-only
Reset	0x00000001
Width	32

The following figure shows the bit assignments.




Figure 9-398 DEVID1 register bit assignments

The following table shows the bit assignments.

Table 9-411 DEVID1 register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[0]	0b1	RMC	Register management mode. TMC implements register management mode 1.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x03----40
Width	32

The following figure shows the bit assignments.




Figure 9-399 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-412 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:30]	0b00	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[29:28]	0b00	CACHETYPE	Indicates the format of BUSCTL register bus control fields. Reads as 2'b00 indicating that AXICTL bus attribute bits [19:16] and [5:2] follow an implementation-defined non-generic format. See AXICTL register description.
[27:25]	0b001	MODES	Indicates the supported modes of operation. Reads as 3'b001 indicating that ETR supports CB, SWF1, and SWF2 modes.
[24]	0b1	NOSCATT	Indicates whether the scatter-gather mode is implemented. Fixed at 1 indicating that scatter-gather mode is not implemented.

Table 9-412 DEVID register bit assignments (continued)

Bits	Reset value	Name	Function
[23:17]	IMPLEMENTATION DEFINED	AW	This field indicates the width of AXI address bus in ETR configuration. This field is valid only when DEVID.AW_VALID is set. Possible values are: 0x20 32-bit AXI address buses. 0x28 40-bit AXI address buses. 0x2C 44-bit AXI address buses. 0x30 48-bit AXI address buses. 0x34 52-bit AXI address buses.
[16]	0b1	AW_VALID	Indicates whether field DEVID.AW is valid. The value of this field is fixed at 1.
[15:14]	0b00	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[13:11]	IMPLEMENTATION DEFINED	WBUF_DEPTH	Log2 of the number of write buffer entries. This value is set by the parameter WBUFFER_DEPTH. Each entry is of size ATB_DATA_WIDTH. 0x2 Depth of Write buffer is 4 entries. 0x3 Depth of Write buffer is 8 entries. 0x4 Depth of Write buffer is 16 entries. 0x5 Depth of Write buffer is 32 entries. 0x6 Depth of Write buffer is 64 entries. 0x7 Depth of Write buffer is 128 entries.
[10:8]	IMPLEMENTATION DEFINED	MEMWIDTH	This value is equal to ATB_DATA_WIDTH. 0x2 Memory interface databus is 32-bits wide. (ATB_DATA_WIDTH= 32bit) 0x3 Memory interface databus is 64-bits wide. (ATB_DATA_WIDTH= 64bit) 0x4 Memory interface databus is 128-bits wide. (ATB_DATA_WIDTH= 128bit)
[7:6]	0b01	CONFIGTYPE	Returns 0x1 indicating ETR configuration.
[5]	0b0	CLKSCHEME	RAM Clocking Scheme. This value indicates the TMC RAM clocking scheme used, that is, whether the TMC RAM operates synchronously or asynchronously to the TMC clock. Fixed to 0 indicating that TMC RAM clock is synchronous to the clk input.
[4:0]	0b00000	ATBINPORTCOUNT	Hidden Level of ATB input multiplexing. This value indicates the type/ number of ATB multiplexing present on the input ATB. Fixed to 0x00 indicating that no multiplexing is present.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000021
Width	32

The following figure shows the bit assignments.



Figure 9-400 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-413 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0010	SUB	Minor classification. Returns 0x2, indicating this component is a Buffer.
[3:0]	0b0001	MAJOR	Major classification. Returns 0x1, indicating this component is a Trace Sink.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-401 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-414 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-402 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-415 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-403 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-416 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-404 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-417 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000E8
Width	32

The following figure shows the bit assignments.



Figure 9-405 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-418 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b11101000	PART_0	Part number (lower 8 bits). Returns 0xE8, indicating TMC ETR/ETS.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-406 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-419 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000004B
Width	32

The following figure shows the bit assignments.




Figure 9-407 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-420 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0100	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-408 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-421 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-409 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-422 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-410 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-423 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-411 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-424 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-412 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-425 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b101110001	PRMBL_3	Preamble. Returns 0xB1.

9.15 css600_tmc_ets introduction

This section describes the programmers model of the `css600_tmc_ets`.

This section contains the following subsections:

- [9.15.1 Register summary](#) on page 9-632.
- [9.15.2 Register descriptions](#) on page 9-633.

9.15.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-426 `css600_tmc_ets` - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0004	RSZ	RO	0x0000000-	32	<i>RAM Size register, RSZ</i> on page 9-634
0x000C	STS	RW	0x000000--	32	<i>Status register, STS</i> on page 9-635
0x0010	RRD	RO	0xFFFFFFFF	32	<i>RAM Read Data register, RRD</i> on page 9-637
0x001C	TRG	RW	0x-----	32	<i>Trigger Counter register, TRG</i> on page 9-638
0x0020	CTL	RW	0x00000000	32	<i>Control Register, CTL</i> on page 9-639
0x0028	MODE	RW	0x000000-0	32	<i>Mode register, MODE</i> on page 9-640
0x0300	FFSR	RO	0x0000000-	32	<i>Formatter and Flush Status Register, FFSR</i> on page 9-641
0x0304	FFCR	RW	0x00000000	32	<i>Formatter and Flush Control Register, FFCR</i> on page 9-642
0x0308	PSCR	RW	0x0000000A	32	<i>Periodic Synchronization Counter Register, PSCR</i> on page 9-645
0x0EE0	ITEVTINTR	WO	0x00000000	32	<i>Integration Test Event and Interrupt Control Register, ITEVTINTR</i> on page 9-646
0x0EE8	ITTRFLIN	RO	0x00000000	32	<i>Integration Test Trigger In and Flush In register, ITTRFLIN</i> on page 9-647
0x0EEC	ITATBDATA0	RO	0x00000000	32	<i>Integration Test ATB Data 0 Register, ITATBDATA0</i> on page 9-648
0x0EF0	ITATBCTR2	WO	0x00000000	32	<i>Integration Test ATB Control 2 Register, ITATBCTR2</i> on page 9-650
0x0EF4	ITATBCTR1	RO	0x00000000	32	<i>Integration Test ATB Control 1 Register, ITATBCTR1</i> on page 9-651
0x0EF8	ITATBCTR0	RO	0x00000000	32	<i>Integration Test ATB Control 0 Register, ITATBCTR0</i> on page 9-652
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL</i> on page 9-653

Table 9-426 css600_tmc_ets - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FA0	CLAIMSET	RW	0x0000000F	32	<i>Claim Tag Set Register, CLAIMSET on page 9-654</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-655</i>
0x0FB8	AUTHSTATUS	RO	0x00000000	32	<i>Authentication Status Register, AUTHSTATUS on page 9-656</i>
0x0FC4	DEVID1	RO	0x00000001	32	<i>Device Configuration Register 1, DEVID1 on page 9-658</i>
0x0FC8	DEVID	RO	0x04010-C0	32	<i>Device Configuration Register, DEVID on page 9-659</i>
0x0FCC	DEVTYPE	RO	0x00000021	32	<i>Device Type Identifier Register, DEVTYPE on page 9-661</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-662</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-663</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-664</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-665</i>
0x0FE0	PIDR0	RO	0x000000E8	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-666</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-667</i>
0x0FE8	PIDR2	RO	0x0000004B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-668</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-669</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-670</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-671</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-672</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-673</i>

9.15.2 Register descriptions

This section describes the css600_tmc_ets registers.

[9.15.1 Register summary on page 9-632](#) provides cross references to individual registers.

RAM Size register, RSZ

Defines the size of trace memory in units of 32-bit words.

The RSZ register characteristics are:

Attributes

Offset	0x0004
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-413 RSZ register bit assignments

The following table shows the bit assignments.

Table 9-427 RSZ register bit assignments

Bits	Reset value	Name	Function
[31]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[30:0]	IMPLEMENTATION DEFINED	RSZ	RAM Size. Indicates the size of trace memory in 32-bit words. Trace memory size is fixed as one AXI Stream data word = $\log_2(\text{ATB_DATA_WIDTH}/8)$.

Status register, STS

Indicates the status of the Trace Memory Controller. After a reset, software must ignore all the fields of this register except STS.TMCReady. The other fields have meaning only when the TMC has left the Disabled state. Writes to all RO fields of this register are ignored.

The STS register characteristics are:

Attributes

Offset	0x000C
Type	Read-write
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-414 STS register bit assignments

The following table shows the bit assignments.

Table 9-428 STS register bit assignments

Bits	Reset value	Name	Function
[31:5]	UNKNOWN	RAZ/WI	Read-As-Zero, Writes Ignored.
[4]	UNKNOWN	Empty	Trace buffer empty. If set, this bit indicates that the trace memory does not contain any valid trace data. However, this does not mean that the pipeline stages within the TMC are empty. To determine whether the internal pipeline stages are empty, the software must read the STS.TMCReady bit. This bit is valid only when TraceCaptEn is HIGH. This bit reads as zero when TraceCaptEn is LOW. Note, that in Circular Buffer mode, it is possible that the Empty bit and the Full bit in this register are one at the same time because the Full bit in this mode, when set, does not clear until TraceCaptEn is set.
[3]	UNKNOWN	FtEmpty	Trace capture has been completed and all captured trace data has been written to the AXI stream interface, set when trace capture has stopped
[2]	0b1	TMCReady	Trace capture has been completed and all captured trace data has been written to the AXI stream interface

Table 9-428 STS register bit assignments (continued)

Bits	Reset value	Name	Function
[1]	UNKNOWN	Triggered	TMC triggered. This bit is set when trace capture is in progress and the TMC has detected a trigger event. This bit is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. A trigger event is when the TMC has written a set number of data words, as programmed in the TRG register, into the trace memory after a rising edge of trigin input, or a trigger packet (atid_s = 0x7D) is received in the input trace.
[0]	UNKNOWN	Full	Trace memory full. As there are no memory pointers to manage, this bit indicates that at least one data transfer has taken place on the AXI Stream interface. The FULL output from the TMC reflects the value of this register bit, except when the Integration Mode bit in the ITCTRL Register, 0xF00 , is set.

RAM Read Data register, RRD

This register always returns 0xFFFFFFFF

The RRD register characteristics are:

Attributes

Offset	0x0010
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-415 RRD register bit assignments

The following table shows the bit assignments.

Table 9-429 RRD register bit assignments

Bits	Reset value	Name	Function
[31:0]	IMPLEMENTATION DEFINED	RRD	Returns the data read from trace memory.

Trigger Counter register, TRG

In Circular Buffer mode, the Trigger Counter register specifies the number of 32-bit words to capture in the trace memory, after detection of either a rising edge on the **trigin** input or a trigger packet in the incoming trace stream, that is, where **atid_s** = 0x7D. The value programmed must be aligned to the frame length of 128 bits. Software must program this register before leaving Disabled state.

The TRG register characteristics are:

Attributes

Offset	0x001C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-416 TRG register bit assignments

The following table shows the bit assignments.

Table 9-430 TRG register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	TRG	Trigger count. This count represents the number of 32-bit words of trace that are captured between a trigger packet and a trigger event. The lowest two bits have access type RAZ/WI.

Control Register, CTL

This register controls trace stream capture. Setting the CTL.TraceCaptEn bit to 1 enables the TMC to capture the trace data. When trace capture is enabled, the formatter behavior is controlled by the FFCR register.

The CTL register characteristics are:

Attributes

Offset	0x0020
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-417 CTL register bit assignments

The following table shows the bit assignments.

Table 9-431 CTL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	TraceCaptEn	Trace capture enable. 0 Disable trace capture. 1 Enable trace capture.

Mode register, MODE

This register controls the TMC operating mode. The operating mode can only be changed when the TMC is in Disabled state. Attempting to write to this register in any other state results in UNPREDICTABLE behavior. The operating mode is ignored when in Disabled state.

The MODE register characteristics are:

Attributes

Offset	0x0028
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-418 MODE register bit assignments

The following table shows the bit assignments.

Table 9-432 MODE register bit assignments

Bits	Reset value	Name	Function
[31:5]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[4]	UNKNOWN	StallOnStop	Stall On Stop. If this bit is set and the formatter stops as a result of a stop event, the output atready_s is de-asserted to stall the ATB interface and avoid loss of trace. If this bit is clear and the formatter stops as a result of a stop event, signal atready_s remains asserted but the TMC discards further incoming trace.
[3:2]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[1:0]	0b00	MODE	Fixed to 0 since TMC always operates in Circular Buffer mode in this configuration.

Formatter and Flush Status Register, FFSR

This register indicates the status of the Formatter, and the status of Flush request.

The FFSR register characteristics are:

Attributes

Offset	0x0300
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-419 FFSR register bit assignments

The following table shows the bit assignments.

Table 9-433 FFSR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	UNKNOWN	FtStopped	<p>Formatter Stopped. This bit behaves the same way as STS.FtEmpty. It is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. The FFCR.FtStopped bit is deprecated and is present in this register to support backwards-compatibility with earlier versions of the ETB.</p> <p>0 Trace capture has not yet completed.</p> <p>1 Trace capture has completed and all captured trace data has been written to the trace memory.</p>
[0]	UNKNOWN	FInProg	<p>Flush In Progress. This bit indicates whether the TMC is currently processing a flush request. The flush initiation is controlled by the flush control bits in the FFCR register. The flush request could additionally be from the ATB master port. This bit is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. When in Disabled state, this bit is not updated.</p> <p>0 No flush activity in progress.</p> <p>1 Flush in progress on the ATB slave interface or the TMC internal pipeline.</p>

Formatter and Flush Control Register, FFCR

The FFCR controls the generation of stop, trigger and flush events. The insertion of a flush completion packet and the insertion of a trigger packet in the formatted trace is enabled here. Also one of the 2 formatter modes for bypass mode and normal mode can be changed here when the formatter has stopped.

The FFCR register characteristics are:

Attributes

Offset	0x0304
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-420 FFCR register bit assignments

The following table shows the bit assignments.

Table 9-434 FFCR register bit assignments

Bits	Reset value	Name	Function
[31:16]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[15]	0b0	EmbedFlush	Embed Flush ID (flush completion packet). Enables insertion of Flush ID 0x7B with a single byte of data payload = 0x00 in the output trace, immediately after the last flush data byte, when a flush completes on the ATB slave interface. This bit is effective only in Normal formatting modes. In Bypass mode, the Flush ID insertion remains disabled and this bit is ignored. 0 Disable Flush ID insertion. 1 Enable Flush ID insertion.
[14]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.

Table 9-434 FFCR register bit assignments (continued)

Bits	Reset value	Name	Function
[13]	0b0	StopOnTrigEvt	Stop On Trigger Event. If this bit is set, the formatter is stopped when a Trigger Event has been observed. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.
[12]	0b0	StopOnFl	Stop On Flush. If this bit is set, the formatter is stopped on completion of a flush operation. The initiation of a flush operation is controlled by programming the register bits FFCR.FlushMan, FFCR.FOnTrigEvt, and FFCR.FOnFlIn. When a flush-initiation condition occurs, afvalid_s is asserted, and when the flush completion is received, that is, afready_s =1, trace capture is stopped. Any remaining data in the formatter is appended with a post-amble and written to trace memory. The flush operation is then complete. When the TMC is configured as an ETF, if a flush is initiated by the ATB Master interface, its completion does not lead to a formatter stop regardless of the value that is programmed in this bit.
[11]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[10]	0b0	TrigOnFl	Indicate on trace stream the completion of flush. If this bit is set, a trigger is indicated on the trace stream when afready_s is received for a flush in progress. If this bit is clear, no triggers are embedded in the trace stream on flush completion. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit. When the TMC is configured as ETF, if a flush is initiated by the ATB Master interface, its completion does not lead to a trigger indication on the trace stream regardless of the value that is programmed in this bit.
[9]	0b0	TrigOnTrigEvt	Indicate on trace stream the occurrence of a Trigger Event. If this bit is set, a trigger is indicated on the output trace stream when a Trigger Event occurs. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.
[8]	0b0	TrigOnTrigIn	Indicate on trace stream the occurrence of a rising edge on trigin . If this bit is set, a trigger is indicated on the trace stream when a rising edge is detected on the trigin input. If Trigger Insertion is disabled, that is, FFCR.EnTI=0, then trigger indication on the trace stream is blocked regardless of the value that is programmed in this bit.
[7]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[6]	0b0	FlushMan	Manually generate a flush of the system. Writing 1 to this bit causes a flush to be generated. This bit is cleared automatically when, in formatter bypass mode, afready_s was sampled high, or, in normal formatting mode, afready_s was sampled high and all flush data was output to the trace memory. If CTL.TraceCaptEn=0, writes to this bit are ignored.
[5]	0b0	FOnTrigEvt	Flush on Trigger Event. If FFCR.StopOnTrigEvt is set, this bit is ignored. Setting this bit generates a flush when a Trigger Event occurs. If FFCR.StopOnTrigEvt is set, this bit is ignored. This bit must be used only in CB mode because in FIFO modes, the TMC is a trace link rather than a trace sink and trigger events are related to trace sink functionality. If trace capture is enabled in SWF1, SWF2, or HWF mode with this bit set, it results in UNPREDICTABLE behavior.

Table 9-434 FFCR register bit assignments (continued)

Bits	Reset value	Name	Function
[4]	0b0	FOnFlIn	Setting this bit enables the detection of transitions on the flushin input by the TMC. If this bit is set and the formatter has not already stopped, a rising edge on flushin initiates a flush request.
[3:2]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b0	EnTI	Enable Trigger Insertion. Setting this bit enables the insertion of triggers in the formatted trace stream. A trigger is indicated by inserting one byte of data 0x00 with atid_s=0x7D in the trace stream. Trigger indication on the trace stream is also controlled by the register bits FFCR.TrigOnFl, FFCR.TrigOnTrigEvt, and FFCR.TrigOnTrigIn. This bit can only be changed when the TMC is in Disabled state. If FFCR.EnTI bit is set formatting is enabled.
[0]	0b0	EnFt	Enable Formatter. If this bit is set, formatting is enabled. When EnTi is set, formatting is enabled. When CB mode is not used, formatting is also enabled. For backwards-compatibility with earlier versions of the ETB disabling of formatting is supported only in CB mode. This bit can only be changed when TMC is in Disabled state.

Periodic Synchronization Counter Register, PSCR

This register determines the reload value of the Periodic Synchronization Counter. This counter enables the frequency of sync packets to be optimized to the trace capture buffer size. The default behavior of the counter is to generate periodic synchronization requests, **syncreq_s**, on the ATB slave interface.

The PSCR register characteristics are:

Attributes

Offset	0x0308
Type	Read-write
Reset	0x0000000A
Width	32

The following figure shows the bit assignments.




Figure 9-421 PSCR register bit assignments

The following table shows the bit assignments.

Table 9-435 PSCR register bit assignments

Bits	Reset value	Name	Function
[31:6]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[5]	0b0	EmbedSync	Embed Frame Sync Packet in the trace stream. Setting this bit to 1 enables the formatter to insert frame sync packets in the trace stream at periodic intervals. If this bit is set and the Synchronization Counter is enabled, the formatter inserts a 32-bit frame sync packet in the trace stream when the counter reaches 0. This bit is effective only when formatting is enabled, that is when FFCR.EnTI=1 or FFCR.EnFt=1, and it is ignored when the formatter is in bypass mode.
[4:0]	0b01010	PSCount	Periodic Synchronization Count. Determines the reload value of the Synchronization Counter. The reload value takes effect the next time the counter reaches zero. When trace capture is enabled, the Synchronization Counter counts the number of bytes of trace data that is stored into the trace memory, regardless of whether the trace data has been formatted by the TMC or not, since the occurrence of the last sync request on the ATB slave interface. When the counter reaches 0, a sync request is sent on the ATB slave interface. Reads from this register return the reload value that is programmed in this register. This field resets to 0x0A, that is, the default sync period is 2 ¹⁰ bytes. If a reserved value is programmed in this register field, the value 0x1B is used instead, and subsequent reads from this register also return 0x1B. The following constraints apply to the values written to the PSCount field: 0x0 - synchronization is disabled, 0x1-0x6 - reserved, 0x7-0x1B - synchronization period is 2 ^{PSCount} bytes. The smallest value 0x7 gives a sync period of 128 bytes. The maximum allowed value 0x1B gives a sync period of 2 ²⁷ bytes, 0x1C-0x1F - reserved.

Integration Test Event and Interrupt Control Register, ITEVTINTR

This register controls the values of event and interrupt outputs in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any bit of this register is driven on the output pin that is controlled by that bit and the reads return 0x0.

The ITEVTINTR register characteristics are:

Attributes

Offset	0x0EE0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-422 ITEVTINTR register bit assignments

The following table shows the bit assignments.

Table 9-436 ITEVTINTR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3]	0b0	BUFINTR	Controls the value of bufintr output in integration mode.
[2]	0b0	FLUSHCOMP	Controls the value of flushcomp output in integration mode.
[1]	0b0	FULL	Controls the value of full output in integration mode.
[0]	0b0	ACQCOMP	Controls the value of acqcomp output in integration mode.

Integration Test Trigger In and Flush In register, ITTRFLIN

This register captures the values of the **flushin** and **trigin** inputs in integration mode. In functional mode, this register behaves as RAZ/WI.

The ITTRFLIN register characteristics are:

Attributes

Offset	0x0EE8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-423 ITTRFLIN register bit assignments

The following table shows the bit assignments.

Table 9-437 ITTRFLIN register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b0	FLUSHIN	Integration status of flushin input. In integration mode, this bit latches to 1 on a rising edge of the flushin input. It is cleared when the register is read or when integration mode is disabled.
[0]	0b0	TRIGIN	Integration status of trigin input. In integration mode, this bit latches to 1 on a rising edge of the trigin input. It is cleared when the register is read or when integration mode is disabled.

Integration Test ATB Data 0 Register, ITATBDATA0

This register captures the value of `atdata_s` input in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of corresponding `atdata_s` bits. The width of this register is given by: $1+(\text{ATB DATA WIDTH})/8$.

The ITATBDATA0 register characteristics are:

Attributes

Offset	0x0EEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-424 ITATBDATA0 register bit assignments

The following table shows the bit assignments.

Table 9-438 ITATBDATA0 register bit assignments

Bits	Reset value	Name	Function
[31:17]	0b0000000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[16]	0b0	ATDATASBit127	Returns the value of <code>atdata_s[127]</code> input in integration mode.
[15]	0b0	ATDATASBit119	Returns the value of <code>atdata_s[119]</code> input in integration mode.
[14]	0b0	ATDATASBit111	Returns the value of <code>atdata_s[111]</code> input in integration mode.
[13]	0b0	ATDATASBit103	Returns the value of <code>atdata_s[103]</code> input in integration mode.
[12]	0b0	ATDATASBit95	Returns the value of <code>atdata_s[95]</code> input in integration mode.
[11]	0b0	ATDATASBit87	Returns the value of <code>atdata_s[87]</code> input in integration mode.

Table 9-438 ITATBDATA0 register bit assignments (continued)

Bits	Reset value	Name	Function
[10]	0b0	ATDATASBit79	Returns the value of atdata_s[79] input in integration mode.
[9]	0b0	ATDATASBit71	Returns the value of atdata_s[71] input in integration mode.
[8]	0b0	ATDATASBit63	Returns the value of atdata_s[63] input in integration mode.
[7]	0b0	ATDATASBit55	Returns the value of atdata_s[55] input in integration mode.
[6]	0b0	ATDATASBit47	Returns the value of atdata_s[47] input in integration mode.
[5]	0b0	ATDATASBit39	Returns the value of atdata_s[39] input in integration mode.
[4]	0b0	ATDATASBit31	Returns the value of atdata_s[31] input in integration mode.
[3]	0b0	ATDATASBit23	Returns the value of atdata_s[23] input in integration mode.
[2]	0b0	ATDATASBit15	Returns the value of atdata_s[15] input in integration mode.
[1]	0b0	ATDATASBit7	Returns the value of atdata_s[7] input in integration mode.
[0]	0b0	ATDATASBit0	Returns the value of atdata_s[0] input in integration mode.

Integration Test ATB Control 2 Register, ITATBCTR2

This register enables control of ATB slave outputs **atready_s**, **afvalid_s**, and **syncreq_s** in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any bit of this register is driven on the output pin that is controlled by that bit and the reads return 0x0.

The ITATBCTR2 register characteristics are:

Attributes

Offset	0x0EF0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-425 ITATBCTR2 register bit assignments

The following table shows the bit assignments.

Table 9-439 ITATBCTR2 register bit assignments

Bits	Reset value	Name	Function
[31:3]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	SYNCREQS	Controls the value of syncreq_s output in integration mode.
[1]	0b0	AFVALIDS	Controls the value of afvalid_s output in integration mode.
[0]	0b0	ATREADYDYS	Controls the value of atready_s output in integration mode.

Integration Test ATB Control 1 Register, ITATBCTR1

This register captures the value of the **atid_s[6:0]** input in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of **atid_s** input.

The ITATBCTR1 register characteristics are:

Attributes

Offset	0x0EF4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-426 ITATBCTR1 register bit assignments

The following table shows the bit assignments.

Table 9-440 ITATBCTR1 register bit assignments

Bits	Reset value	Name	Function
[31:7]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[6:0]	0b0000000	ATIDS	Returns the value of atid_s[6:0] input in integration mode.

Integration Test ATB Control 0 Register, ITATBCTR0

This register captures the values of ATB slave inputs **atvalid_s**, **afready_s**, **atwakeups_s**, and **atbytes_s** in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, writes to this register are ignored and the reads return the value of corresponding input pins. The width of this register is given by: $8 + \log_2(\text{ATB DATA WIDTH}/8)$.

The ITATBCTR0 register characteristics are:

Attributes

Offset	0x0EF8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-427 ITATBCTR0 register bit assignments

The following table shows the bit assignments.

Table 9-441 ITATBCTR0 register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[11:8]	0b0000	ATBYTESS	Returns the value of atbytes_s input in integration mode. $N=8+\log_2(\text{ATB DATA WIDTH}/8)$.
[7:3]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	ATWAKEUPS	Returns the value of atwakeups_s input in integration mode.
[1]	0b0	AFREADY	Returns the value of afready_s input in integration mode.
[0]	0b0	ATVALIDS	Returns the value of atvalid_s input in integration mode.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-428 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-442 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x0000000F
Width	32

The following figure shows the bit assignments.




Figure 9-429 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-443 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b1111	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-430 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-444 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b0000	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-431 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-445 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	0b00	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-445 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	0b00	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	0b00	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	0b00	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Configuration Register 1, DEVID1

Contains an IMPLEMENTATION DEFINED value.

The DEVID1 register characteristics are:

Attributes

Offset	0x0FC4
Type	Read-only
Reset	0x00000001
Width	32

The following figure shows the bit assignments.




Figure 9-432 DEVID1 register bit assignments

The following table shows the bit assignments.

Table 9-446 DEVID1 register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[0]	0b1	RMC	Register management mode. TMC implements register management mode 1.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x04010-C0
Width	32

The following figure shows the bit assignments.




Figure 9-433 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-447 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:28]	0b0000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[27:25]	0b010	MODES	Indicates the supported modes of operation. Reads as 3'b010 indicating that ETS supports CB mode.
[24]	0b0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[23:17]	0b0000000	AW	This field indicates the width of AXI address bus in ETR configuration. This field is valid only when DEVID.AW_VALID is set. Since AXI-Stream doesn't have an address bus, this field reads as 0x00.
[16]	0b1	AW_VALID	Indicates whether field DEVID.AW is valid.
[15:11]	0b00000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

Table 9-447 DEVID register bit assignments (continued)

Bits	Reset value	Name	Function
[10:8]	IMPLEMENTATION DEFINED	MEMWIDTH	This value is equal to ATB_DATA_WIDTH. 0x2 Memory interface databus is 32-bits wide. (ATB_DATA_WIDTH=32bit) 0x3 Memory interface databus is 64-bits wide. (ATB_DATA_WIDTH=64bit) 0x4 Memory interface databus is 128-bits wide. (ATB_DATA_WIDTH=128bit)
[7:6]	0b11	CONFIGTYPE	Returns 0x3, indicating ETS configuration.
[5]	0b0	CLKSCHEME	RAM Clocking Scheme. This value indicates the TMC RAM clocking scheme used, that is, whether the TMC RAM operates synchronously or asynchronously to the TMC clock. Fixed to 0 indicating that TMC RAM clock is synchronous to the clk input.
[4:0]	0b00000	ATBINPORTCOUNT	Hidden Level of ATB input multiplexing. This value indicates the type/number of ATB multiplexing present on the input ATB. Fixed to 0x00 indicating that no multiplexing is present.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000021
Width	32

The following figure shows the bit assignments.




Figure 9-434 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-448 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0010	SUB	Minor classification. Returns 0x2, indicating this component is a Buffer.
[3:0]	0b0001	MAJOR	Major classification. Returns 0x1, indicating this component is a Trace Sink.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-435 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-449 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-436 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-450 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-437 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-451 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-438 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-452 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000E8
Width	32

The following figure shows the bit assignments.



Figure 9-439 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-453 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b11101000	PART_0	Part number (lower 8 bits). Returns 0xE8, indicating TMC ETR/ETS.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-440 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-454 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000004B
Width	32

The following figure shows the bit assignments.




Figure 9-441 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-455 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0100	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-442 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-456 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-443 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-457 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-444 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-458 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-445 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-459 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-446 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-460 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b101110001	PRMBL_3	Preamble. Returns 0xB1.

9.16 css600_tpiu introduction

This section describes the programmers model of the css600_tpiu.

This section contains the following subsections:

- [9.16.1 Register summary on page 9-674.](#)
- [9.16.2 Register descriptions on page 9-675.](#)

9.16.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-461 css600_tpiu - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	SSPSR	RO	0x-----	32	<i>Supported Port Size Register, SSPSR on page 9-676</i>
0x0004	CSPSR	RW	0x00000001	32	<i>Current Port Size Register, CSPSR on page 9-677</i>
0x0100	STMR	RO	0x0000011F	32	<i>Supported Trigger Modes Register, STMR on page 9-678</i>
0x0104	TCVR	RW	0x00000000	32	<i>Trigger Counter Value Register, TCVR on page 9-680</i>
0x0108	TCMR	RW	0x00000000	32	<i>Trigger Counter Multiplier Register, TCMR on page 9-681</i>
0x0200	STPMR	RO	0x0003000F	32	<i>Supported Test Patterns/Modes Register, STPMR on page 9-683</i>
0x0204	CTPMR	RW	0x00000000	32	<i>Current Test Patterns/Modes Register, CTPMR on page 9-684</i>
0x0208	TPRCR	RW	0x00000000	32	<i>Test Pattern Repeat Counter Register, TPRCR on page 9-686</i>
0x0300	FFSR	RO	0x-----	32	<i>Formatter and Flush Status Register, FFSR on page 9-687</i>
0x0304	FFCR	RW	0x00001000	32	<i>Formatter and Flush Control Register, FFCR on page 9-688</i>
0x0308	FSCR	RW	0x00000040	32	<i>Formatter Synchronization Count Register, FSCR on page 9-691</i>
0x0400	EXTCTLIN	RO	0x000000--	32	<i>External Control Port In Register, EXTCTLIN on page 9-692</i>
0x0404	EXTCTLOUT	RW	0x00000000	32	<i>External Control Port Out Register, EXTCTLOUT on page 9-693</i>
0x0EE8	ITTRFLIN	RO	0x00000000	32	<i>Integration Test Trigger In and Flush In Register, ITTRFLIN on page 9-694</i>
0x0EEC	ITATBDATA0	RO	0x00000000	32	<i>Integration Test ATB Data Register 0, ITATBDATA0 on page 9-695</i>
0x0EF0	ITATBCTR2	WO	0x00000000	32	<i>Integration Test ATB Control Register 2, ITATBCTR2 on page 9-696</i>
0x0EF4	ITATBCTR1	RO	0x00000000	32	<i>Integration Test ATB Control Register 1, ITATBCTR1 on page 9-697</i>

Table 9-461 css600_tpiu - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0EF8	ITATBCTR0	RO	0x00000000	32	<i>Integration Test ATB Control Register 0, ITATBCTR0 on page 9-698</i>
0x0EFC	ITOUTCTR	WO	0x00000000	32	<i>Integration Test Output Control Register, ITOUTCTR on page 9-699</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-700</i>
0x0FA0	CLAIMSET	RW	0x0000000F	32	<i>Claim Tag Set Register, CLAIMSET on page 9-701</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register, CLAIMCLR on page 9-702</i>
0x0FB8	AUTHSTATUS	RO	0x00000000	32	<i>Authentication Status Register, AUTHSTATUS on page 9-703</i>
0x0FBC	DEVARCH	RO	0x00000000	32	<i>Device Architecture Register, DEVARCH on page 9-705</i>
0x0FC8	DEVID	RO	0x00000020	32	<i>Device Configuration Register, DEVID on page 9-706</i>
0x0FCC	DEVTYPE	RO	0x00000011	32	<i>Device Type Identifier Register, DEVTYPE on page 9-708</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-709</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-710</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-711</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-712</i>
0x0FE0	PIDR0	RO	0x000000E7	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-713</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-714</i>
0x0FE8	PIDR2	RO	0x0000001B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-715</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-716</i>
0xFF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-717</i>
0xFF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-718</i>
0xFF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-719</i>
0xFFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-720</i>

9.16.2 Register descriptions

This section describes the css600_tpiu registers.

[9.16.1 Register summary on page 9-674](#) provides cross references to individual registers.

Supported Port Size Register, SSPSR

This register shows supported width configurations of the **tracedata** port. Each bit location represents a single port size that is supported, that is sizes 32 bits down to 1 bit, in bit locations [31:0]. If a bit is set, then that port size is supported. By default, the RTL is designed to support all port sizes. Port sizes, other than 1-bit, are configuration-dependent on the tie-off value of **tp_maxdatasize**. Bit[0] is always 1.

The SSPSR register characteristics are:

Attributes

Offset	0x0000
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-447 SSPSR register bit assignments

The following table shows the bit assignments.

Table 9-462 SSPSR register bit assignments

Bits	Reset value	Name	Function
[31:0]	IMPLEMENTATION DEFINED	SSPSR	Supported tracedata port sizes. Bit[0] is always 1.

Current Port Size Register, CSPSR

This register shows the currently selected size of the **tracedata** port. It has the same format as the Supported Port Size Register but only one bit is set to show the currently selected port size. If a bit that is indicated as not supported in the SSPSR is set in the CSPSR, it can corrupt the output trace stream, in trace capture mode, and the trace patterns in pattern generation mode. If more than one bit is set, this register indicates the programmed size. However, the port size is internally resolved to the highest order set bit. This register must not be modified while the trace port is still active, or without correctly stopping the formatter. If this happens, it can result in data not being aligned to the port width, for example, data on an 8-bit trace port might not be byte aligned. For the register access to complete on APB clocking on **traceclk_in** is needed.

The CSPSR register characteristics are:

Attributes

Offset	0x0004
Type	Read-write
Reset	0x00000001
Width	32

The following figure shows the bit assignments.




Figure 9-448 CSPSR register bit assignments

The following table shows the bit assignments.

Table 9-463 CSPSR register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x1	CSPSR	Currently selected size of the tracedata port

Supported Trigger Modes Register, STMR

This register indicates the implemented Trigger Counter multipliers and other supported features of the trigger system.

The STMR register characteristics are:

Attributes

Offset	0x0100
Type	Read-only
Reset	0x0000011F
Width	32

The following figure shows the bit assignments.




Figure 9-449 STMR register bit assignments

The following table shows the bit assignments.

Table 9-464 STMR register bit assignments

Bits	Reset value	Name	Function
[31:18]	0b00000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[17]	0b0	TrgRun	A trigger has occurred after a rising edge of trigin input, or a trigger packet (atid_s = 0x7D) is received in the input trace. 0 Either a trigger has not occurred or the counter is at 0. 1 A trigger has occurred but the counter is not at 0.
[16]	0b0	TRIGGERED	A trigger has occurred after a rising edge of trigin input, or a trigger packet (atid_s = 0x7D) is received in the input trace and the counter has reached 0. This bit is cleared when the TCVR or TCMR register is written. 0 Trigger has not occurred. 1 Trigger has occurred.
[15:9]	0b0000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[8]	0b1	TCOUNT8	Returns 1 indicating that an 8-bit wide counter register is implemented for trigger insertion.

Table 9-464 STMR register bit assignments (continued)

Bits	Reset value	Name	Function
[7:5]	0b000	RAZ/WI	Read-As-Zero, Writes Ignored.
[4]	0b1	MULT64K	Returns 1, indicating that multiplying the trigger counter by 65536 is supported.
[3]	0b1	MULT256	Returns 1, indicating that multiplying the trigger counter by 256 is supported.
[2]	0b1	MULT16	Returns 1, indicating that multiplying the trigger counter by 16 is supported.
[1]	0b1	MULT4	Returns 1, indicating that multiplying the trigger counter by 4 is supported.
[0]	0b1	MULT2	Returns 1, indicating that multiplying the trigger counter by 2 is supported.

Trigger Counter Value Register, TCVR

Indicates the programmed trigger counter value. The TPIU implements a trigger counter that enables delaying the indication of triggers to any external connected trace capture devices. The counter is 8 bits wide and is intended only to be used with the counter multipliers within the Trigger Multiplier Register. When a trigger occurs (observed **trigin**=1 or **atid_s**=0x7D), the TCVR.TrigCount value, with the TCMR, determines the number of words to be output from the formatter before the trigger is indicated on the Trace Port. When the trigger counter reaches zero, the value from the TCVR register is reloaded into the trigger counter. Writing to this register causes the trigger counter (the actual counter) to be reloaded. Reading this register returns the programmed count value and not the current count.

The TCVR register characteristics are:

Attributes

Offset	0x0104
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-450 TCVR register bit assignments

The following table shows the bit assignments.

Table 9-465 TCVR register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[7:0]	0b00000000	TrigCount	Programmed trigger counter value.

Trigger Counter Multiplier Register, TCMR

Contains the selectors for the trigger counter multiplier. Several multipliers can be selected to create the required multiplier value between 1 (TCMR[4:0] = 0x0) and 2³¹ (TCMR[4:0] = 0x1F). When more than one bit is set, the effective multiplier value is the product of selected multipliers. Writing to this register causes the trigger counter (the actual counter) to be reloaded and the state in the multipliers to be reset.

The TCMR register characteristics are:

Attributes

Offset	0x0108
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-451 TCMR register bit assignments

The following table shows the bit assignments.

Table 9-466 TCMR register bit assignments

Bits	Reset value	Name	Function
[31:5]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[4]	0b0	MULT64K	Multiply the Trigger Counter by 65536. 0 Multiplier disabled. 1 Multiplier enabled.
[3]	0b0	MULT256	Multiply the Trigger Counter by 256. 0 Multiplier disabled. 1 Multiplier enabled.
[2]	0b0	MULT16	Multiply the Trigger Counter by 16. 0 Multiplier disabled. 1 Multiplier enabled.

Table 9-466 TCMR register bit assignments (continued)

Bits	Reset value	Name	Function
[1]	0b0	MULT4	Multiply the Trigger Counter by 4. 0 Multiplier disabled. 1 Multiplier enabled.
[0]	0b0	MULT2	Multiply the Trigger Counter by 2. 0 Multiplier disabled. 1 Multiplier enabled.

Supported Test Patterns/Modes Register, STPMR

The Supported Test Patterns/Modes Register provides a set of known bit sequences or patterns that can be output over the trace port and can be detected by the TPA or TCD.

The STPMR register characteristics are:

Attributes

Offset	0x0200
Type	Read-only
Reset	0x0003000F
Width	32

The following figure shows the bit assignments.




Figure 9-452 STPMR register bit assignments

The following table shows the bit assignments.

Table 9-467 STPMR register bit assignments

Bits	Reset value	Name	Function
[31:18]	0b00000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[17]	0b1	PCONTEN	Continuous Pattern Mode. Returns 1 indicating that continuous pattern mode is supported.
[16]	0b1	PTIMEEN	Timed Pattern Mode. Returns 1 indicating that timed pattern mode is supported.
[15:4]	0b00000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[3]	0b1	PATF0	FF/00 Pattern. Returns 1 indicating that the FF/00 pattern is supported over the trace port.
[2]	0b1	PATA5	55/AA Pattern. Returns 1 indicating that the 55/AA pattern is supported over the trace port.
[1]	0b1	PATW0	Walking 0 Pattern. Returns 1 indicating that the walking 0s pattern is supported over the trace port
[0]	0b1	PATW1	Walking 1s Pattern. Returns 1 indicating that the walking 1s pattern is supported over the trace port.

Current Test Patterns/Modes Register, CTPMR

This register indicates the current test pattern or mode selected. Only one of the two mode bits, bits[17:16], can be set at any one time, but a multiple number of bits for the patterns can be set using bits [3:0]. When timed mode is selected, after the allotted number of cycles is reached, the mode automatically switches to off mode. The pattern with higher bit index is output first when multiple patterns are selected. When no pattern is selected then a default pattern (00/00) is used instead. In continuous mode, the pattern generator continues to send patterns until CTPMR.PCONTEN bit is cleared by software. If multiple patterns are enabled, after sending out all enabled patterns, the pattern generator switches back to the first pattern type and continues to do so until stopped by software. When no pattern is selected then the default pattern (00/00) is used instead. Writing to this register when timed or continuous pattern mode is already enabled causes the current pattern generation to be abandoned and to be restarted with the new pattern mode and new pattern set. Writing to TPRCR or CSPSR when timed or continuous pattern mode is already enabled causes the current pattern generation to be abandoned and to be restarted. The reset value of this register is 0x00000000 which indicates off mode with no selected patterns. For the register access to complete on APB clocking on **traceclk_in** is needed.

The CTPMR register characteristics are:

Attributes

Offset	0x0204
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-453 CTPMR register bit assignments

The following table shows the bit assignments.

Table 9-468 CTPMR register bit assignments

Bits	Reset value	Name	Function
[31:18]	0b0000000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[17]	0b0	PCONTEN	Continuous Pattern Mode. Indicates whether continuous pattern mode is enabled. 0 Mode disabled. 1 Mode enabled.
[16]	0b0	PTIMEEN	Timed Pattern Mode. Indicates whether timed pattern mode is enabled. 0 Mode disabled. 1 Mode enabled.

Table 9-468 CTPMR register bit assignments (continued)

Bits	Reset value	Name	Function
[15:4]	0b00000000000000	RAZ/WI	Read-As-Zero, Writes Ignored.
[3]	0b0	PATF0	FF/00 Pattern. Indicates whether the FF/00 pattern is enabled as output over the Trace Port. All pins toggle simultaneously as 1-0-1-0. 0 Pattern disabled. 1 Pattern enabled.
[2]	0b0	PATA5	55/AA Pattern. Indicates whether the 55/AA pattern is enabled as output over the Trace Port. The odd numbered pins toggle as 0-1-0-1, while the even numbered pins toggle as 1-0-1-0, simultaneously. 0 Pattern disabled. 1 Pattern enabled.
[1]	0b0	PATW0	Walking 0 Pattern. Indicates whether the walking 0s pattern is enabled as output over the Trace port. To start with, all pins are set to 1, except tracedata[0] which is driven LOW. In each subsequent cycle, the 0 bit shifts to its left by 1 position and eventually rotates around from its starting position, based on the CSPSR value, to tracedata[0] , provided the pattern mode remains enabled for a sufficient number of cycles. When timed mode is selected, after the allotted number of cycles is reached (See TPRCR, 0x208), the wsmode automatically switches to off mode. The pattern with higher bit index is output first when multiple patterns are selected. 0 Pattern disabled. 1 Pattern enabled.
[0]	0b0	PATW1	Walking 1s Pattern. Indicates whether the walking 1s pattern is enabled as output over the Trace Port. It is similar to the walking 0s pattern except that tracedata[0] is set to 1 to start with and all other bits are 0. It is this set bit that rotates through all the selected pins of the tracedata port. 0 Pattern disabled. 1 Pattern enabled.

Test Pattern Repeat Counter Register, TPRCR

This register indicates the number of times each test pattern is output on the Trace Port before switching to next pattern. For the register access to complete on APB clocking on **traceclk_in** is needed.

The TPRCR register characteristics are:

Attributes

Offset	0x0208
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-454 TPRCR register bit assignments

The following table shows the bit assignments.

Table 9-469 TPRCR register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[7:0]	0b00000000	PATTCOUNT	An 8-bit counter value that indicates the number of traceclk cycles for which a pattern runs before it switches to the next enabled pattern. A write sets the initial counter value, and a read returns the programmed value. The pattern length is PATTCOUNT+1. The reset value is 0x0.

Formatter and Flush Status Register, FFSR

The FFSR indicates the current status of formatter and flush features available in the TPIU.

The FFSR register characteristics are:

Attributes

Offset	0x0300
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-455 FFSR register bit assignments

The following table shows the bit assignments.

Table 9-470 FFSR register bit assignments

Bits	Reset value	Name	Function
[31:3]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	IMPLEMENTATION DEFINED	TCPresent	Indicates whether the tracectl pin is available for use, based on the tie-off value of tpctl_valid . 0 tracectl pin not present. The data formatter must be used and in continuous mode. 1 tracectl pin present.
[1]	0b1	FtStopped	The formatter has received a stop request and all trace data and post-amble is sent. Any further trace on the ATB interface is dropped and atready_s is asserted. 0 Formatter running. 1 Formatter stopped.
[0]	0b0	FlInProg	Indicates whether a flush is in progress. It is set when the TPIU sends a flush request on its ATB slave interface. The bit remains set until the ATB flush is complete and the last byte of flush data, including the flush ID payload if FFCR.EmbedFlush is set, has been output on the trace port. 0 No ongoing flush. 1 Flush in progress.

Formatter and Flush Control Register, FFCR

The FFCR controls the generation of stop, trigger and flush events. The insertion of a flush completion packet and the insertion of a trigger packet in the formatted trace is enabled here. In bypass mode formatting is disabled and triggers are indicated on **tracectl** pin, bits[1:0] must be 0b00. In normal mode formatting is enabled and triggers are indicated on **tracectl** pin, bits[1:0] must be 0b01. In continuous mode formatting is enabled and triggers are embedded in the trace stream with Trigger Byte ID 0x7D with a single byte of data payload = 0x00, bits[1:0] must be 0b10. Setting both bits is the same as setting bit[1]. All three flush-generating conditions can be enabled together. However, if a second or third flush event is generated from another condition then the current flush completes before the next flush is serviced. Flush from **flushin** takes priority over flush from trigger, which in turn completes before a manually activated flush. All trigger indication conditions can be enabled simultaneously although this can cause the appearance of multiple triggers if flush using trigger is also enabled. Both Stop On settings can be enabled although if Flush on Trigger is set up, none of the flushed data is stored. Arm recommends that you change the trace port width without enabling continuous mode. Enabling continuous mode causes data to be sent from the trace port and modifying the port size can result in data not being aligned.

The FFCR register characteristics are:

Attributes

Offset	0x0304
Type	Read-write
Reset	0x00001000
Width	32

The following figure shows the bit assignments.




Figure 9-456 FFCR register bit assignments

The following table shows the bit assignments.

Table 9-471 FFCR register bit assignments

Bits	Reset value	Name	Function
[31:16]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[15]	0b0	EmbedFlush	Embed flush completion packet, Flush ID. Enables insertion of Flush ID 0x7B with a single byte of data payload = 0x00 in the output trace, after the last flush data byte, when a flush completes on the ATB slave interface. This bit is effective only in Normal and Continuous formatter modes. In Bypass mode, the Flush ID insertion remains disabled and this bit is ignored. 0 Disable Flush ID insertion 1 Enable Flush ID insertion
[14]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[13]	0b0	StopTrig	Stop on Trigger Event. Stops the formatter after a trigger event is observed. 0 Disable stopping the formatter after a trigger event is observed. 1 Enable stopping the formatter after a trigger event is observed.
[12]	0b1	StopFl	Stop on Flush Completion. Forces the FIFO to drain off any partially completed packets after a flush completion and stops the formatter. 0 Disable stopping the formatter when afready_s is received. 1 Enable stopping the formatter when afready_s is received.
[11]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[10]	0b0	TrigFl	Trigger on Flush Completion. 0 Disable trigger indication on flush completion, that is, when afready_s is high. 1 Enable trigger indication on flush completion.
[9]	0b0	TrigEvt	Trigger on Trigger Event. Indicates a trigger when the trigger counter reaches 0 while downcounting. If FFCR.StopTrig is set, this bit is ignored. 0 Disable trigger indication on trigger event. 1 Enable trigger indication on trigger event.
[8]	0b0	TrigIn	Trigger on trigin . 0 Disable trigger indication when trigin is asserted. 1 Enable trigger indication when trigin is asserted.
[7]	0b0	RAZ/WI	Read-As-Zero, Writes Ignored.
[6]	0b0	FOnMan	Flush Manual. Writing 1 to this bit generates a flush request on afvalid_s pin, writing 0 has no effect. It is automatically cleared when the generated flush request completes and afready_s is received by the TPIU. Reading this bit returns its current value.

Table 9-471 FFCR register bit assignments (continued)

Bits	Reset value	Name	Function
[5]	0b0	FOnTrig	<p>Flush on Trigger Event. Initiates a flush request when a trigger event occurs. A trigger event occurs when the trigger counter reaches 0 while downcounting, or, if the TCVR is 0x0 and trigin goes HIGH.</p> <p>0 Disable generation of flush when a trigger event occurs. 1 Enable generation of flush when a trigger event occurs.</p>
[4]	0b0	FOnFlIn	<p>Flush on flushin.</p> <p>0 Disable generation of flush using flushin input. 1 Enable generation of flush using flushin input.</p>
[3:2]	0b00	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b0	EnFCont	Enable Continuous Formatting Mode and Enable Formatter. The trigger packets are embedded in the trace stream. This bit can only be changed when FFSR.FtStopped is HIGH.
[0]	0b0	EnFTC	Enable Formatter. The trigger packets are not embedded in the trace stream and the trace disable cycles and triggers are indicated by tracectl pin where present. This bit can only be changed when FFSR.FtStopped is HIGH.

Formatter Synchronization Count Register, FSCR

The FSCR register indicates the maximum number of formatter frames sent to Trace Port after which a synchronization packet must be inserted. The register value indicates the programmed counter value and not the current state of the counter. The TPIU uses a frame sync counter that contains the number of formatter frames since the last frame synchronization packet. The counter is a 12-bit counter with a maximum count value of 4096. This equates to synchronization every 65536 bytes (4096 packets x 16 bytes per packet). On reset, the FSCR is set up for a synchronization packet every 1024 bytes, that is every 64 formatter frames. If the formatter is configured in continuous mode, full and half-word sync frames are inserted during normal operation. In this case, the counter value is the maximum number of complete frames between full synchronization packets. For the register access to complete on APB clocking on **traceclk_in** is needed.

The FSCR register characteristics are:

Attributes

Offset	0x0308
Type	Read-write
Reset	0x00000040
Width	32

The following figure shows the bit assignments.



Figure 9-457 FSCR register bit assignments

The following table shows the bit assignments.

Table 9-472 FSCR register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[11:0]	0b000001000000	CycCount	12-bit counter value to indicate the number of complete frames between full synchronization packets. It is also used to send periodic synchronization requests to the ATB master using syncreq_s output. If this field is programmed as 0x0, the synchronization counter is disabled. If this field is programmed with 0x1-0x7 the programmed value is 0x8. The reset value is 0x040, that is, 64 frames = 1024 bytes.

External Control Port In Register, EXTCTLIN

Indicates the current status of external control input port `extctl_in[7:0]`. It can be used as a feedback mechanism for any serializers, pin sharing multiplexers, or other solutions that might be added to the trace output pins either for pin control or a high-speed trace port solution.

The EXTCTLIN register characteristics are:

Attributes

Offset	0x0400
Type	Read-only
Reset	0x00000000--
Width	32

The following figure shows the bit assignments.




Figure 9-458 EXTCTLIN register bit assignments

The following table shows the bit assignments.

Table 9-473 EXTCTLIN register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[7:0]	UNKNOWN	EXTCTLIN	This 8-bit field shows the current status of external control input port <code>extctl_in[7:0]</code> . The reset value depends on the external source driving this port.

External Control Port Out Register, EXTCTLOUT

Value to be driven on external control output port `extctl_out[7:0]`. It can be used as a control mechanism for any serializers, pin sharing multiplexers, or other solutions that might be added to the trace output pins either for pin control or a high-speed trace port solution.

The EXTCTLOUT register characteristics are:

Attributes

Offset	0x0404
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-459 EXTCTLOUT register bit assignments

The following table shows the bit assignments.

Table 9-474 EXTCTLOUT register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[7:0]	0b00000000	EXTCTLOUT	This 8-bit field holds the value to be driven on the external control output port <code>extctl_out[7:0]</code> .

Integration Test Trigger In and Flush In Register, ITTRFLIN

This register indicates the integration status of the **flushin** and **trigin** inputs in integration mode. Reads are allowed even in functional mode, but the register itself is disabled and does not get updated even if the inputs change. The reset value depends on the external source driving the inputs.

The ITTRFLIN register characteristics are:

Attributes

Offset	0x0EE8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-460 ITTRFLIN register bit assignments

The following table shows the bit assignments.

Table 9-475 ITTRFLIN register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[1]	0b0	FLUSHIN	In integration mode, this bit latches to 1 on a rising edge of the flushin input. It is cleared when this register is read, or when integration mode is disabled.
[0]	0b0	TRIGIN	In integration mode, this bit latches to 1 on a rising edge of the trigin input. It is cleared when this register is read or when integration mode is disabled.

Integration Test ATB Data Register 0, ITATBDATA0

This register indicates the value of the `atdata_s` input in integration mode. Only 5 bits are readable through this register, the MSB of each of the four data bytes and the LSB. Reads are allowed even in functional mode, but the register is disabled and does not get updated even if the inputs change. The reset value depends on the external source driving the inputs.

The ITATBDATA0 register characteristics are:

Attributes

Offset	0x0EEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-461 ITATBDATA0 register bit assignments

The following table shows the bit assignments.

Table 9-476 ITATBDATA0 register bit assignments

Bits	Reset value	Name	Function
[31:5]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[4]	0b0	ATDATA_31	Reads the value of <code>atdata_s[31]</code> during integration mode.
[3]	0b0	ATDATA_23	Reads the value of <code>atdata_s[23]</code> during integration mode.
[2]	0b0	ATDATA_15	Reads the value of <code>atdata_s[15]</code> during integration mode.
[1]	0b0	ATDATA_7	Reads the value of <code>atdata_s[7]</code> during integration mode.
[0]	0b0	ATDATA_0	Reads the value of <code>atdata_s[0]</code> during integration mode.

Integration Test ATB Control Register 2, ITATBCTR2

This register enables control of the **atready_s**, **afvalid_s**, and **syncreq_s** outputs in integration mode. Writes to this register are allowed in integration mode as well as functional mode. However, the programmed value is driven to the outputs only in integration mode.

The ITATBCTR2 register characteristics are:

Attributes

Offset	0x0EF0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-462 ITATBCTR2 register bit assignments

The following table shows the bit assignments.

Table 9-477 ITATBCTR2 register bit assignments

Bits	Reset value	Name	Function
[31:3]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	SYNCREQ	Sets the value of syncreq_s in integration mode.
[1]	0b0	AFVALID	Sets the value of afvalid_s in integration mode.
[0]	0b0	ATREADY	Sets the value of atready_s in integration mode.

Integration Test ATB Control Register 1, ITATBCTR1

This register indicates the value of the **atid_s** input in integration mode. Reads are allowed even in functional mode, but the register is disabled and does not get updated even if the inputs change. The reset value depends on external source driving these inputs.

The ITATBCTR1 register characteristics are:

Attributes

Offset	0x0EF4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-463 ITATBCTR1 register bit assignments

The following table shows the bit assignments.

Table 9-478 ITATBCTR1 register bit assignments

Bits	Reset value	Name	Function
[31:7]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[6:0]	0b0000000	ATID	Reads the value of atid_s[6:0] in integration mode.

Integration Test ATB Control Register 0, ITATBCTR0

This register indicates the values of **atvalid_s**, **afready_s**, and **atbytes_s** inputs in integration mode. Reads are allowed even in functional mode, but the register is disabled and does not get updated even if the inputs change. The reset value depends on an external source driving these inputs.

The ITATBCTR0 register characteristics are:

Attributes

Offset	0x0EF8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-464 ITATBCTR0 register bit assignments

The following table shows the bit assignments.

Table 9-479 ITATBCTR0 register bit assignments

Bits	Reset value	Name	Function
[31:10]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[9:8]	0b00	ATBYTESS	Reads the value of atbytes_s [1:0] in integration mode.
[7:3]	0b00000	RAZ/WI	Read-As-Zero, Writes Ignored.
[2]	0b0	ATWAKEUPS	Reads the value of atwakeup_s in integration mode.
[1]	0b0	AFREADY	Reads the value of afready_s in integration mode.
[0]	0b0	ATVALID	Reads the value of atvalid_s in integration mode.

Integration Test Output Control Register, ITOUTCTR

This register enables control of the **flushcomp** output in integration mode. Writes to this register are allowed in integration mode, as well as functional mode. However, the programmed value is driven to the output pin only in integration mode.

The ITOUTCTR register characteristics are:

Attributes

Offset	0x0EFC
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-465 ITOUTCTR register bit assignments

The following table shows the bit assignments.

Table 9-480 ITOUTCTR register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	FLUSHCOMP	Sets the value of flushcomp in integration mode.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-466 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-481 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x0000000F
Width	32

The following figure shows the bit assignments.




Figure 9-467 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-482 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b1111	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-468 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-483 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b0000	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-469 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-484 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	0b00	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-484 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	0b00	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	0b00	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	0b00	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-470 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-485 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b000000000000	ARCHITECT	Returns 0.
[20]	0b0	PRESENT	Returns 0, indicating that the DEVARCH register is not present.
[19:16]	0b0000	REVISION	Returns 0
[15:0]	0x0	ARCHID	Returns 0.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x00000020
Width	32

The following figure shows the bit assignments.




Figure 9-471 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-486 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:17]	0b0000000000000000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[16]	0b0	CTLEN	Trace Capture Enable support. Reads 0x1, which indicates that the CTL register is implemented and the software can enable and disable trace capture by programming the CTL register.
[15:12]	0b0000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11]	0b0	SWOUARTNRZ	Serial Wire Output, UART or NRZ support. Reads 0x0, which indicates that Serial Wire Output, UART or NRZ, is not supported.
[10]	0b0	SWOMAN	Serial Wire Output, Manchester-encoded format support. Reads 0x0, which indicates that Serial Wire Output, Manchester-encoded format, is not supported.
[9]	0b0	TCLKDATA	Trace Clock Plus Data support. Reads 0x0, which indicates that trace clock and data is supported.
[8:6]	0b000	FIFOSIZE	FIFO size in powers of 2. Reads 0x0, indicating that the FIFO size is implementation-defined and is not visible in the programmers model.

Table 9-486 DEVID register bit assignments (continued)

Bits	Reset value	Name	Function
[5]	0b1	CLKRELAT	Relationship between clk and traceclk_in . Reads 0x1 which indicates that these two clocks are asynchronous.
[4:0]	0b00000	MUXNUM	Indicates a hidden level of input multiplexing. When non-zero, this value indicates the type of multiplexing on the input to the ATB. Currently only 0x00 is supported, that is, no multiplexing is present. This value helps detect the ATB structure.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000011
Width	32

The following figure shows the bit assignments.



Figure 9-472 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-487 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0001	SUB	Minor classification. Returns 0x1, indicating this component is a Trace Port.
[3:0]	0b0001	MAJOR	Major classification. Returns 0x1, indicating this component is a Trace Sink.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-474 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-489 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-475 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-490 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-476 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-491 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000E7
Width	32

The following figure shows the bit assignments.



Figure 9-477 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-492 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b111100111	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-478 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-493 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000001B
Width	32

The following figure shows the bit assignments.




Figure 9-479 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-494 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0001	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-480 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-495 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.




Figure 9-481 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-496 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-482 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-497 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.




Figure 9-483 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-498 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-484 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-499 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b101110001	PRMBL_3	Preamble. Returns 0xB1.

9.17 css600_catu introduction

This section describes the programmers model of the css600_catu.

This section contains the following subsections:

- [9.17.1 Register summary on page 9-721.](#)
- [9.17.2 Register descriptions on page 9-722.](#)

9.17.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-500 css600_catu - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	CONTROL	RW	0x00000000	32	<i>CATU control register; CONTROL on page 9-723</i>
0x0004	MODE	RW	0x0000000-	32	<i>Mode register; MODE on page 9-724</i>
0x0008	AXICTRL	RW	0x000000--	32	<i>AXI control register; AXICTRL on page 9-725</i>
0x000C	IRQEN	RW	0x0000000-	32	<i>Interrupt enable register; IRQEN on page 9-726</i>
0x0020	SLADDRLO	RW	0x-----	32	<i>Scatter List Address Low register; SLADDRLO on page 9-727</i>
0x0024	SLADDRHI	RW	0x-----	32	<i>Scatter List Address High register; SLADDRHI on page 9-728</i>
0x0028	INADDRLO	RW	0x---00000	32	<i>Input Address Low register; INADDRLO on page 9-729</i>
0x002C	INADDRHI	RW	0x-----	32	<i>Input Address High register; INADDRHI on page 9-730</i>
0x0100	STATUS	RO	0x00000100	32	<i>Status register; STATUS on page 9-731</i>
0x0ED0	ITIRQ	WO	0x00000000	32	<i>Integration Test Interrupt register; ITIRQ on page 9-732</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register; ITCTRL on page 9-733</i>
0x0FA0	CLAIMSET	RW	0x0000000F	32	<i>Claim Tag Set Register; CLAIMSET on page 9-734</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register; CLAIMCLR on page 9-735</i>
0x0FB8	AUTHSTATUS	RO	0x000000--	32	<i>Authentication Status Register; AUTHSTATUS on page 9-736</i>
0x0FBC	DEVARCH	RO	0x00000000	32	<i>Device Architecture Register; DEVARCH on page 9-738</i>
0x0FC8	DEVID	RO	0x0000----	32	<i>Device Configuration Register; DEVID on page 9-739</i>
0x0FCC	DEVTYPE	RO	0x00000000	32	<i>Device Type Identifier Register; DEVTYPE on page 9-740</i>

Table 9-500 css600_catu - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-741</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-742</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-743</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-744</i>
0x0FE0	PIDR0	RO	0x000000EE	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-745</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-746</i>
0x0FE8	PIDR2	RO	0x0000001B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-747</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-748</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-749</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-750</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-751</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-752</i>

9.17.2 Register descriptions

This section describes the css600_catu registers.

9.17.1 Register summary on page 9-721 provides cross references to individual registers.

CATU control register, CONTROL

This register is the global enable register for the CATU. Setting the ENABLE bit enables the CATU. When the CATU is disabled, any received AXI transactions result in an error response. STATUS.READY must be HIGH before the CATU is enabled. See the ARM AMBA AXI and ACE Protocol Specification for information on the bit encodings.

The CONTROL register characteristics are:

Attributes

Offset	0x0000
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-485 CONTROL register bit assignments

The following table shows the bit assignments.

Table 9-501 CONTROL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[0]	0b0	ENABLE	Enables the CATU. 0 CATU is disabled. 1 CATU is enabled.

Mode register, MODE

This register controls the CATU operating mode. There are two modes of operation: Pass-through mode and Translate mode. It is writable only when CONTROL.ENABLE is clear and STATUS.READY is set.

The MODE register characteristics are:

Attributes

Offset	0x0004
Type	Read-write
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-486 MODE register bit assignments

The following table shows the bit assignments.

Table 9-502 MODE register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[0]	UNKNOWN	MODE	Sets the CATU operating mode. 0 Pass-through mode. 1 Translate mode.

AXI control register, AXICTRL

This register controls the CATU scatter list read accesses to system memory through the AXI interface. It is writable only when CONTROL.ENABLE is clear and STATUS.READY is set.

The AXICTRL register characteristics are:

Attributes

Offset	0x0008
Type	Read-write
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-487 AXICTRL register bit assignments

The following table shows the bit assignments.

Table 9-503 AXICTRL register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	UNKNOWN	ARCACHE	This field controls the AXI cache encoding, that is, the value that is driven on AXI master bus arcache_m[3:0] , for scatter list read transfers. Software must only program a valid AXI3 or AXI4 cache encoding value in this field.
[3:2]	0b00	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[1:0]	UNKNOWN	ARPROT	Secure Access, Privileged Access. This field controls the value that is driven on arprot_m[1:0] on the AXI master interface during scatter list read transfers. The CATU only performs data accesses, so the arprot_m[2] outputs are LOW for all AXI transfers.

Interrupt enable register, IRQEN

This register is the enable register for the interrupt signal. If the interrupt is enabled, the interrupt signal is asserted when the incoming AXI address transaction is not in the valid address range. It is writable only when CONTROL.ENABLE is clear and STATUS.READY is set. Disabling the CATU, that is setting the CONTROL.ENABLE register to 0, clears the interrupt signal.

The IRQEN register characteristics are:

Attributes

Offset	0x000C
Type	Read-write
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-488 IRQEN register bit assignments

The following table shows the bit assignments.

Table 9-504 IRQEN register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[0]	UNKNOWN	IRQEN	Interrupt enable. 0 Interrupt is disabled. 1 Interrupt is enabled.

Scatter List Address Low register, SLADDRLO

This register, together with the SLADDRHI register, enables the CATU to locate the scatter list in the system memory. Software must program the SLADDRLO register with an initial value before setting the CONTROL.ENABLE bit to 1. It is writable only when CONTROL.ENABLE is clear and STATUS.READY is set. The Scatter List in the system memory must be aligned to a 4KB address boundary.

The SLADDRLO register characteristics are:

Attributes

Offset	0x0020
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.



Figure 9-489 SLADDRLO register bit assignments

The following table shows the bit assignments.

Table 9-505 SLADDRLO register bit assignments

Bits	Reset value	Name	Function
[31:12]	UNKNOWN	SLADDRLO	Holds bits [31:12] of the lower 32 bits of the AXI address that is used to locate the scatter list in the system memory.
[11:0]	UNKNOWN	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

Scatter List Address High register, SLADDRHI

This register, together with the SLADDRLO register, enables the CATU to locate the scatter list in the system memory. Software must program the SLADDRHI register with an initial value before setting the CONTROL.ENABLE bit to 1. It is writable only when CONTROL.ENABLE is clear and STATUS.READY is set. The Scatter List in the system memory must be aligned to a 4KB address boundary.

The SLADDRHI register characteristics are:

Attributes

Offset	0x0024
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-490 SLADDRHI register bit assignments

The following table shows the bit assignments.

Table 9-506 SLADDRHI register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	SLADDRHI	Holds the upper bits, that is, bit[32] and above, of the AXI address that is used to locate the scatter list in the system memory.

Input Address Low register, INADDRLO

This register, together with the INADDRHI register, enables the CATU to validate the input address on the AXI slave interface. It gives the lower 32 bits of the lower value of the valid input address range. Software must program the INADDRLO register with an initial value before setting CONTROL.ENABLE bit to 1. It is writable only when CONTROL.ENABLE is clear and STATUS.READY is set.

The INADDRLO register characteristics are:

Attributes

Offset	0x0028
Type	Read-write
Reset	0x---00000
Width	32

The following figure shows the bit assignments.



Figure 9-491 INADDRLO register bit assignments

The following table shows the bit assignments.

Table 9-507 INADDRLO register bit assignments

Bits	Reset value	Name	Function
[31:20]	UNKNOWN	INADDRLO	Holds bits [31:12] of the lower 32 bits of the lower value of the valid AXI address range.
[19:0]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

Input Address High register, INADDRHI

This register, together with the INADDRLO register, enables the CATU to validate the input address on the AXI slave interface. It gives the upper 32 bits of the lower value of the valid input address range. Software must program the INADDRHI register with an initial value before setting CONTROL.ENABLE bit to 1. It is writable only when CONTROL.ENABLE is clear and STATUS.READY is set.

The INADDRHI register characteristics are:

Attributes

Offset	0x002C
Type	Read-write
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-492 INADDRHI register bit assignments

The following table shows the bit assignments.

Table 9-508 INADDRHI register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	INADDRHI	Holds the upper bits, that is, bit[32] and above, of the lower value of the valid AXI address range.

Status register, STATUS

This register is the status register for the CATU, and the status of any AXI or VA address errors.

The STATUS register characteristics are:

Attributes

Offset	0x0100
Type	Read-only
Reset	0x00000100
Width	32

The following figure shows the bit assignments.




Figure 9-493 STATUS register bit assignments

The following table shows the bit assignments.

Table 9-509 STATUS register bit assignments

Bits	Reset value	Name	Function
[31:9]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[8]	0b1	READY	CATU ready. This bit indicates that the CATU is inactive and ready for programming, that is there are no ongoing operations. It is set when all of the following are true: AXI interfaces are not busy and the response for final AXI Master write has been received, that is there are no outstanding AXI transactions, and, there are no ongoing translations or translation requests.
[7:5]	0b000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[4]	0b0	AXIERR	AXI error. This bit indicates that an error has been detected on the AXI interface. It is set when an error response is received or an unauthenticated transfer is attempted.
[3:1]	0b000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[0]	0b0	ADDRERR	Virtual Address error. This bit indicates an error in the incoming VAs. It is set when the VA is less than the address that is defined in the Input Address Low and Input Address High registers, or the VA is larger than sum of the buffer size and the address that is defined in the Input Address Low and Input Address High registers. The buffer size = 4KB * <number of page address entries in the scatter list>.

Integration Test Interrupt register, ITIRQ

This register controls the value of the **addrerr** interrupt output in integration mode, that is when ITCTRL.IME is set. In normal mode this register behaves as RAZ/WI. In integration mode the value written to bit[0] of this register is driven on the **addrerr** output pin.

The ITIRQ register characteristics are:

Attributes

Offset	0x0ED0
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-494 ITIRQ register bit assignments

The following table shows the bit assignments.

Table 9-510 ITIRQ register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[0]	0b0	ADDRERR	In Integration Test Mode the addrerr output is directly controlled by this bit.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-495 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-511 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x0000000F
Width	32

The following figure shows the bit assignments.




Figure 9-496 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-512 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b1111	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-497 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-513 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b0000	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x000000--
Width	32

The following figure shows the bit assignments.




Figure 9-498 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-514 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	0b00	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-514 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	IMPLEMENTATION DEFINED	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	0b00	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	IMPLEMENTATION DEFINED	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-499 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-515 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b000000000000	ARCHITECT	Returns 0.
[20]	0b0	PRESENT	Returns 0, indicating that the DEVARCH register is not present.
[19:16]	0b0000	REVISION	Returns 0
[15:0]	0x0	ARCHID	Returns 0.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x0000----
Width	32

The following figure shows the bit assignments.




Figure 9-500 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-516 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:13]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[12:8]	IMPLEMENTATION DEFINED	AXIDW	This field indicates the width of the AXI data buses, in multiples of the byte-width. The width of the AXI data buses are set by the parameter AXI_DATA_WIDTH, the default value is 64-bit wide AXI data buses. For example, 0x04 = 32-bit AXI data buses, 0x08 = 64-bit AXI data buses.
[7]	0b0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[6:0]	IMPLEMENTATION DEFINED	AXIAW	This field indicates the width of the AXI address buses, in bits. The width of the AXI address buses are set by the parameter AXI_ADDR_WIDTH, the default value is 40-bit wide AXI address buses.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-501 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-517 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SUB	Minor classification. Returns 0x0, Other/undefined.
[3:0]	0b0000	MAJOR	Major classification. Returns 0x0, Miscellaneous.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-503 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-519 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-504 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-520 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-505 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-521 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000EE
Width	32

The following figure shows the bit assignments.



Figure 9-506 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-522 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b111101110	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-507 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-523 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000001B
Width	32

The following figure shows the bit assignments.




Figure 9-508 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-524 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0001	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-509 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-525 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-510 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-526 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-511 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-527 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-512 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-528 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-513 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-529 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

9.18 css600_tsgen introduction

This section describes the programmers model of the `css600_tsgen`.

————— **Note** —————

The `css600_tsgen` has two interfaces - a control interface, referred to in the following sections as `APB4_Slave_0`, and a read-only interface, referred to as `APB4_Slave_1`.

This section contains the following subsections:

- [9.18.1 Register summary on page 9-753](#).
- [9.18.2 Register summary on page 9-754](#).
- [9.18.3 Register descriptions on page 9-755](#).

9.18.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN OR IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-530 css600_tsgen - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	CNTCR	RW	0x00000000	32	<i>Counter Control Register, CNTCR on page 9-756</i>
0x0004	CNTSR	RO	0x00000000	32	<i>Counter Status Register, CNTSR on page 9-758</i>
0x0008	CNTCVL	RW	0x00000000	32	<i>Current value of Counter[31:0], CNTCVL on page 9-760</i>
0x000C	CNTCVU	RW	0x00000000	32	<i>Current value of Counter[63:32], CNTCVU on page 9-761</i>
0x0020	CNTFID0	RW	0x00000000	32	<i>Base Frequency ID register, CNTFID0 on page 9-762</i>
0x0EF8	ITSTAT	RO	0x0000000-	32	<i>Integration Test Status Register, ITSTAT on page 9-763</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register, ITCTRL on page 9-764</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-765</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-767</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-769</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-771</i>
0x0FE0	PIDR0	RO	0x00000093	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-773</i>
0x0FE4	PIDR1	RO	0x000000B1	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-775</i>
0x0FE8	PIDR2	RO	0x0000000B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-777</i>

Table 9-530 css600_tsgen - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-779</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-781</i>
0x0FF4	CIDR1	RO	0x000000F0	32	<i>Component Identification Register 1, CIDR1 on page 9-783</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-785</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-787</i>

9.18.2 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN OR IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-531 css600_tsgen - APB4_Slave_1 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	CNTCVLREAD	RO	0x00000000	32	<i>Current value of Counter[31:0], CNTCVLREAD on page 9-757</i>
0x0004	CNTCVUREAD	RO	0x00000000	32	<i>Current value of Counter[63:32], CNTCVUREAD on page 9-759</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-766</i>
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-768</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-770</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-772</i>
0x0FE0	PIDR0	RO	0x00000093	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-774</i>
0x0FE4	PIDR1	RO	0x000000B1	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-776</i>
0x0FE8	PIDR2	RO	0x0000000B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-778</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-780</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-782</i>
0x0FF4	CIDR1	RO	0x000000F0	32	<i>Component Identification Register 1, CIDR1 on page 9-784</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-786</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-788</i>

9.18.3 Register descriptions

This section describes the css600_tsgen registers.

[9.18.1 Register summary on page 9-753](#) provides cross references to individual registers.

[9.18.2 Register summary on page 9-754](#) provides cross references to individual registers.

Counter Control Register, CNTCR

The counter control register controls the counter increments.

The CNTCR register characteristics are:

Attributes

Offset	0x0000
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-514 CNTCR register bit assignments

The following table shows the bit assignments.

Table 9-532 CNTCR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[1]	0b0	HDBG	Halt On Debug. 0 Do not halt on debug. The halt_req signal into the counter has no effect. 1 Halt on debug. When the halt_req pulse is received, the count value is held static.
[0]	0b0	EN	Enable Bit. 0 The counter is disabled. Count is not incrementing. 1 The counter is enabled. Count is incrementing.

Current value of Counter[31:0], CNTCVLREAD

Reads the lower 32 bits of the current counter value.

The CNTCVLREAD register characteristics are:

Attributes

Offset	0x0000
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-515 CNTCVLREAD register bit assignments

The following table shows the bit assignments.

Table 9-533 CNTCVLREAD register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	CNTCVL32	The lower 32 bits of the current timestamp counter value.

Counter Status Register, CNTSR

Identifies the status of the counter.

The CNTSR register characteristics are:

Attributes

Offset	0x0004
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-516 CNTSR register bit assignments

The following table shows the bit assignments.

Table 9-534 CNTSR register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[1]	0b0	DBGH	Debug status. 0 Debug is halted 1 Debug is not halted.
[0]	0b0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

Current value of Counter[63:32], CNTCVUREAD

Reads the upper 32 bits of the current counter value.

The CNTCVUREAD register characteristics are:

Attributes

Offset	0x0004
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-517 CNTCVUREAD register bit assignments

The following table shows the bit assignments.

Table 9-535 CNTCVUREAD register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	CNTCVU32	The upper 32 bits of the current timestamp counter value.

Current value of Counter[31:0], CNTCVL

Reads or writes the lower 32 bits of the current counter value.

The CNTCVL register characteristics are:

Attributes

Offset	0x0008
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-518 CNTCVL register bit assignments

The following table shows the bit assignments.

Table 9-536 CNTCVL register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	CNTCVL32	Reads to this register return the lower 32 bits of the current timestamp counter value. To change the current timestamp value, write the lower 32 bits of the new value to this register before writing the upper 32 bits to CNTCVU. The timestamp value is not changed until the CNTCVU register is written to.

Current value of Counter[63:32], CNTCVU

Reads or writes the upper 32 bits of the current counter value. The control interface must clear the CNTCR.EN bit or set CNTCR.HDBG and hlt_dbg asserted on the input to stop the counter, before writing to this register.

The CNTCVU register characteristics are:

Attributes

Offset	0x000C
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-519 CNTCVU register bit assignments

The following table shows the bit assignments.

Table 9-537 CNTCVU register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	CNTCVU32	Reads to this register return the upper 32 bits of the current timestamp counter value. To change the current timestamp value, write the lower 32 bits of the new value to CNTCVL before writing the upper 32 bits to this register. The 64-bit timestamp value is updated with the value from both writes when this register is written to.

Base Frequency ID register, CNTFID0

You must program this register to match the clock frequency of the timestamp generator, in ticks per second. For example, for a 50 MHz clock, program 0x02FAF080. The real-time speed of the counter does not depend on the value of this register. This register reports, to the reader, the speed of the counter as programmed by the system firmware.

The CNTFID0 register characteristics are:

Attributes

Offset	0x0020
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-520 CNTFID0 register bit assignments

The following table shows the bit assignments.

Table 9-538 CNTFID0 register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	Freq	Frequency in number of ticks per second. Up to 4GHz can be specified.

Integration Test Status Register, ITSTAT

Integration test register to view **halt_req** and **restart_req** values.

The ITSTAT register characteristics are:

Attributes

Offset	0x0EF8
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-521 ITSTAT register bit assignments

The following table shows the bit assignments.

Table 9-539 ITSTAT register bit assignments

Bits	Reset value	Name	Function
[31:2]	0x0	SBZ	Software should write the field as all 0s.
[1]	UNKNOWN	ITTRESTARTREQ	Integration Test Restart Request status of the restart_req input. Integration testing mode: Behaves as a sticky bit and latches to 1 when tsgen receives restart request. Cleared on reading this register. If restart_req is asserted in the same cycle as an APB read of this register, the read takes priority and the register is cleared as a result. Always returns 0 in normal functional mode.
[0]	UNKNOWN	ITHALTREQ	Integration Test Halt Request status of the halt_req input. Integration testing mode: Behaves as a sticky bit and latches to 1 when tsgen receives halt request. Cleared on reading this register. If halt_req is asserted in the same cycle as an APB read of this register, the read takes priority and the register is cleared as a result. Always returns 0 in normal functional mode.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-522 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-540 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Peripheral Identification Register 4, PIDR4

The PIDR4 register is part of the set of peripheral identification registers.

The PIDR4 register characteristics are:

Attributes

Offset	0x0FD0
Type	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



Figure 9-523 PIDR4 register bit assignments

The following table shows the bit assignments.

Table 9-541 PIDR4 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	SIZE	Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.
[3:0]	0b0100	DES_2	JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-525 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-543 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-526 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-544 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-527 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-545 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-528 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-546 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-529 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-547 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-530 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-548 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x00000093
Width	32

The following figure shows the bit assignments.



Figure 9-531 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-549 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b10010011	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x00000093
Width	32

The following figure shows the bit assignments.



Figure 9-532 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-550 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b10010011	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-533 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-551 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b0001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-534 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-552 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b0001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000000B
Width	32

The following figure shows the bit assignments.




Figure 9-535 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-553 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000000B
Width	32

The following figure shows the bit assignments.




Figure 9-536 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-554 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-537 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-555 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-538 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-556 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-539 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-557 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-540 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-558 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x000000F0
Width	32

The following figure shows the bit assignments.




Figure 9-541 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-559 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1111	CLASS	Component class. Returns 0xF, indicating CoreLink, PrimeCell, or system component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x000000F0
Width	32

The following figure shows the bit assignments.




Figure 9-542 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-560 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1111	CLASS	Component class. Returns 0xF, indicating CoreLink, PrimeCell, or system component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.




Figure 9-543 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-561 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-544 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-562 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.




Figure 9-545 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-563 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-546 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-564 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

9.19 css600_cti introduction

This section describes the programmers model of the `css600_cti`.

This section contains the following subsections:

- [9.19.1 Register summary on page 9-789.](#)
- [9.19.2 Register descriptions on page 9-791.](#)

9.19.1 Register summary

The following table shows the registers in offset order from the base memory address.

————— **Note** —————

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINEDUNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-565 css600_cti - APB4_Slave_0 register summary

Offset	Name	Type	Reset	Width	Description
0x0000	CTICONTROL	RW	0x00000000	32	<i>CTI Control register, CTICONTROL on page 9-792</i>
0x0010	CTIINTACK	WO	0x00000000	32	<i>CTI Interrupt Acknowledge register, CTIINTACK on page 9-793</i>
0x0014	CTIAPPSET	RW	0x00000000	32	<i>CTI Application Channel Set register, CTIAPPSET on page 9-794</i>
0x0018	CTIAPPCLEAR	WO	0x00000000	32	<i>CTI Application Channel Clear register, CTIAPPCLEAR on page 9-795</i>
0x001C	CTIAPPULSE	WO	0x00000000	32	<i>CTI Application Channel Pulse register, CTIAPPULSE on page 9-796</i>
0x0020	CTIINEN0	RW	0x00000000	32	<i>CTI Trigger 0 to Channel Enable register, CTIINEN0 on page 9-797</i>
0x0024	CTIINEN1	RW	0x00000000	32	<i>CTI Trigger 1 to Channel Enable register, CTIINEN1 on page 9-798</i>
0x0028	CTIINEN2	RW	0x00000000	32	<i>CTI Trigger 2 to Channel Enable register, CTIINEN2 on page 9-799</i>
...
0x009C	CTIINEN31	RW	0x00000000	32	<i>CTI Trigger 31 to Channel Enable register, CTIINEN31 on page 9-800</i>
0x00A0	CTIOUTEN0	RW	0x00000000	32	<i>CTI Channel to Trigger 0 Enable register, CTIOUTEN0 on page 9-801</i>
0x00A4	CTIOUTEN1	RW	0x00000000	32	<i>CTI Channel to Trigger 1 Enable register, CTIOUTEN1 on page 9-802</i>

Table 9-565 css600_cti - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x00A8	CTIOUTEN2	RW	0x00000000	32	<i>CTI Channel to Trigger 2 Enable register; CTIOUTEN2 on page 9-803</i>
...
0x011C	CTIOUTEN31	RW	0x00000000	32	<i>CTI Channel to Trigger 31 Enable register; CTIOUTEN31 on page 9-804</i>
0x0130	CTITRIGINSTATUS	RO	0x-----	32	<i>CTI Trigger Input Status register; CTITRIGINSTATUS on page 9-805</i>
0x0134	CTITRIGOUTSTATUS	RO	0x-----	32	<i>CTI Trigger Output Status register; CTITRIGOUTSTATUS on page 9-806</i>
0x0138	CTICHINSTATUS	RO	0x0000000-	32	<i>CTI Channel Input Status register; CTICHINSTATUS on page 9-807</i>
0x013C	CTICHOUTSTATUS	RO	0x0000000-	32	<i>CTI Channel Output Status register; CTICHOUTSTATUS on page 9-808</i>
0x0140	CTIGATE	RW	0x0000000F	32	<i>Enable CTI Channel Gate register; CTIGATE on page 9-809</i>
0x0144	ASICCTRL	RW	0x00000000	32	<i>External Multiplexer Control register; ASICCTRL on page 9-810</i>
0x0EE4	ITCHOUT	RW	0x00000000	32	<i>Integration Test Channel Output register; ITCHOUT on page 9-811</i>
0x0EE8	ITTRIGOUT	RW	0x00000000	32	<i>Integration Test Trigger Output register; ITTRIGOUT on page 9-812</i>
0x0EF4	ITCHIN	RO	0x00000000	32	<i>Integration Test Channel Input register; ITCHIN on page 9-813</i>
0x0EF8	ITTRIGIN	RO	0x00000000	32	<i>Integration Test Trigger Input register; ITTRIGIN on page 9-814</i>
0x0F00	ITCTRL	RW	0x00000000	32	<i>Integration Mode Control Register; ITCTRL on page 9-815</i>
0x0FA0	CLAIMSET	RW	0x0000000F	32	<i>Claim Tag Set Register; CLAIMSET on page 9-816</i>
0x0FA4	CLAIMCLR	RW	0x00000000	32	<i>Claim Tag Clear Register; CLAIMCLR on page 9-817</i>
0x0FA8	DEVAFF0	RO	0x-----	32	<i>Device Affinity register 0, DEVAFF0 on page 9-818</i>
0x0FAC	DEVAFF1	RO	0x-----	32	<i>Device Affinity register 1, DEVAFF1 on page 9-819</i>
0x0FB8	AUTHSTATUS	RO	0x0000000-	32	<i>Authentication Status Register; AUTHSTATUS on page 9-820</i>
0x0FBC	DEVARCH	RO	0x47701A14	32	<i>Device Architecture Register; DEVARCH on page 9-822</i>
0x0FC8	DEVID	RO	0x0104--00	32	<i>Device Configuration Register; DEVID on page 9-823</i>
0x0FCC	DEVTYPE	RO	0x00000014	32	<i>Device Type Identifier Register; DEVTYPE on page 9-824</i>
0x0FD0	PIDR4	RO	0x00000004	32	<i>Peripheral Identification Register 4, PIDR4 on page 9-825</i>

Table 9-565 css600_cti - APB4_Slave_0 register summary (continued)

Offset	Name	Type	Reset	Width	Description
0x0FD4	PIDR5	RO	0x00000000	32	<i>Peripheral Identification Register 5, PIDR5 on page 9-826</i>
0x0FD8	PIDR6	RO	0x00000000	32	<i>Peripheral Identification Register 6, PIDR6 on page 9-827</i>
0x0FDC	PIDR7	RO	0x00000000	32	<i>Peripheral Identification Register 7, PIDR7 on page 9-828</i>
0x0FE0	PIDR0	RO	0x000000ED	32	<i>Peripheral Identification Register 0, PIDR0 on page 9-829</i>
0x0FE4	PIDR1	RO	0x000000B9	32	<i>Peripheral Identification Register 1, PIDR1 on page 9-830</i>
0x0FE8	PIDR2	RO	0x0000002B	32	<i>Peripheral Identification Register 2, PIDR2 on page 9-831</i>
0x0FEC	PIDR3	RO	0x00000000	32	<i>Peripheral Identification Register 3, PIDR3 on page 9-832</i>
0x0FF0	CIDR0	RO	0x0000000D	32	<i>Component Identification Register 0, CIDR0 on page 9-833</i>
0x0FF4	CIDR1	RO	0x00000090	32	<i>Component Identification Register 1, CIDR1 on page 9-834</i>
0x0FF8	CIDR2	RO	0x00000005	32	<i>Component Identification Register 2, CIDR2 on page 9-835</i>
0x0FFC	CIDR3	RO	0x000000B1	32	<i>Component Identification Register 3, CIDR3 on page 9-836</i>

9.19.2 Register descriptions

This section describes the `css600_cti` registers.

[9.19.1 Register summary on page 9-789](#) provides cross references to individual registers.

Note

The number of bits implemented in the `CTIINTACK`, `CTITRIGINSTATUS`, `CTITRIGOUTSTATUS`, `ITTRIGOUT`, and `ITTRIGIN` registers depend on the number of triggers `<n>` implemented. There is 1 bit in each register for each implemented trigger, bits[`<n>-1:0`], with bits[`31:<n>`] Reserved. Registers `CTIINEN0..CTIINEN31` and `CTIOUTEN0..CTIOUTEN31` are all implemented, regardless of the number of triggers implemented. Reads from registers that are associated with unimplemented triggers return UNDEFINED values, and writes have no effect.

CTI Control register, CTICONTROL

The CTI control register enables and disables the CTI.

The CTICONTROL register characteristics are:

Attributes

Offset	0x0000
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-547 CTICONTROL register bit assignments

The following table shows the bit assignments.

Table 9-566 CTICONTROL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	SBZ	Software should write the field as all 0s.
[0]	0b0	CTIEN	Enable control. 0 CTI disabled. 1 CTI enabled.

CTI Interrupt Acknowledge register, CTIINTACK

Software acknowledge for trigger outputs. The CTIINTACK register is a bit map that allows selective clearing of trigger output events. If the SW_HANDSHAKEparameter for a trigger output is set, indicating that the output latches HIGH when an event is sent to that output, then the output remains HIGH until the corresponding INTACK bit is written to a 1. A write of a bit to 0 has no effect. This allows different software threads to be responsible for clearing different trigger outputs without needing to perform a read-modify-write operation to find which bits are set.

The CTIINTACK register characteristics are:

Attributes

Offset	0x0010
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-548 CTIINTACK register bit assignments

The following table shows the bit assignments.

Table 9-567 CTIINTACK register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	INTACK	Acknowledges the corresponding <code>event_out</code> output.

CTI Application Channel Set register, CTIAPPSET

The application channel set register allows software to set any channel output. This register can be used by software to generate a channel event in place of a hardware source on a trigger input. In a system where all events are sent as single cycle pulses, this register must not be used. It is only retained for compatibility with older systems and software. The register is implemented before the CTIGATE register so, for the channel event to propagate outside the CTI, it is necessary for the corresponding CTIGATE bit to be 1.

The CTIAPPSET register characteristics are:

Attributes

Offset	0x0014
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-549 CTIAPPSET register bit assignments

The following table shows the bit assignments.

Table 9-568 CTIAPPSET register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	APPSET	<p>Sets the corresponding internal channel flag.</p> <p>0 Read: application channel is inactive. Write: has no effect.</p> <p>1 Read: application channel is active. Write: sets the channel output.</p>

CTI Application Channel Clear register, CTIAPPCLEAR

The application channel clear register allows software to clear any channel output. This register can be used by software to clear a channel event in place of a hardware source on a trigger input. In a system where all events are sent as single cycle pulses, this register must not be used. It is only retained for compatibility with older systems and software. The register is implemented before the CTIGATE register so, for the channel event to propagate outside the CTI, it is necessary for the corresponding CTIGATE bit to be 1.

The CTIAPPCLEAR register characteristics are:

Attributes

Offset	0x0018
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-550 CTIAPPCLEAR register bit assignments

The following table shows the bit assignments.

Table 9-569 CTIAPPCLEAR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	APPCLEAR	<p>Clears the corresponding internal channel flag.</p> <p>0 No effect.</p> <p>1 Clears the channel output.</p>

CTI Application Channel Pulse register, CTIAPPULSE

The application channel pulse register allows software to pulse any channel output. This register can be used by software to pulse a channel event in place of a hardware source on a trigger input. The register is implemented before the CTIGATE register so, for the channel event to propagate outside the CTI, it is necessary for the corresponding CTIGATE bit to be 1.

The CTIAPPULSE register characteristics are:

Attributes

Offset	0x001C
Type	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-551 CTIAPPULSE register bit assignments

The following table shows the bit assignments.

Table 9-570 CTIAPPULSE register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	APPULSE	Pulses the channel outputs. 0 No effect. 1 Pulse channel event for one clk cycle.

CTI Trigger 0 to Channel Enable register, CTIINEN0

This register maps trigger inputs to channels in the cross trigger system. The CTIINEN registers are bit maps that allow the trigger input to be mapped to any channel output, including none (0x0) and all (0xF). There is one register per trigger input, so it is possible to map any combination of trigger inputs to any channel outputs.

The CTIINEN0 register characteristics are:

Attributes

Offset	0x0020
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-552 CTIINEN0 register bit assignments

The following table shows the bit assignments.

Table 9-571 CTIINEN0 register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	TRIGINEN	Trigger input to channel mapping. 0 Input trigger 0 events are ignored by the corresponding channel. 1 When an event is received on <code>event_in[0]</code> , generate an event on the channel corresponding to this bit.

CTI Trigger 1 to Channel Enable register, CTIINEN1

This register maps trigger inputs to channels in the cross trigger system. The CTIINEN registers are bit maps that allow the trigger input to be mapped to any channel output, including none (0x0) and all (0xF). There is one register per trigger input, so it is possible to map any combination of trigger inputs to any channel outputs.

CTIINEN1-31 registers are IMPLEMENTATION DEFINED. If they are not implemented, the locations are RO and return 0. If they are implemented, they are RW and return a reset value of 0.

The CTIINEN1 register characteristics are:

Attributes

Offset	0x0024
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-553 CTIINEN1 register bit assignments

The following table shows the bit assignments.

Table 9-572 CTIINEN1 register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	TRIGINEN	<p>Trigger input to channel mapping.</p> <p>0 Input trigger 1 events are ignored by the corresponding channel.</p> <p>1 When an event is received on <code>event_in[1]</code>, generate an event on the channel corresponding to this bit.</p>

CTI Trigger 2 to Channel Enable register, CTIINEN2

This register maps trigger inputs to channels in the cross trigger system. The CTIINEN registers are bit maps that allow the trigger input to be mapped to any channel output, including none (0x0) and all (0xF). There is one register per trigger input, so it is possible to map any combination of trigger inputs to any channel outputs.

The CTIINEN2 register characteristics are:

Attributes

Offset	0x0028
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-554 CTIINEN2 register bit assignments

The following table shows the bit assignments.

Table 9-573 CTIINEN2 register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	TRIGINEN	<p>Trigger input to channel mapping.</p> <p>0 Input trigger 2 events are ignored by the corresponding channel.</p> <p>1 When an event is received on <code>event_in[2]</code>, generate an event on the channel corresponding to this bit.</p>

CTI Trigger 31 to Channel Enable register, CTIINEN31

This register maps trigger inputs to channels in the cross trigger system. The CTIINEN registers are bit maps that allow the trigger input to be mapped to any channel output, including none (0x0) and all (0xF). There is one register per trigger input, so it is possible to map any combination of trigger inputs to any channel outputs.

CTIINEN1-31 registers are IMPLEMENTATION DEFINED. If they are not implemented, the locations are RO and return 0. If they are implemented, they are RW and return a reset value of 0.

The CTIINEN31 register characteristics are:

Attributes

Offset	0x009C
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-555 CTIINEN31 register bit assignments

The following table shows the bit assignments.

Table 9-574 CTIINEN31 register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	TRIGINEN	<p>Trigger input to channel mapping.</p> <p>0 Input trigger 31 events are ignored by the corresponding channel.</p> <p>1 When an event is received on event_in[31], generate an event on the channel corresponding to this bit.</p>

CTI Channel to Trigger 0 Enable register, CTIOUTEN0

This register maps channels in the cross trigger system to trigger outputs. The CTIOUTEN registers are bit maps that allow any channel input to be mapped to the trigger output, including none (0x0) and all (0xF). There is one register per trigger output so it is possible to map any channel input to any combination of trigger outputs.

The CTIOUTEN0 register characteristics are:

Attributes

Offset	0x00A0
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-556 CTIOUTEN0 register bit assignments

The following table shows the bit assignments.

Table 9-575 CTIOUTEN0 register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	TRIGOUTEN	Channel to trigger output mapping. 0 The corresponding channel is ignored by the output trigger0. 1 When an event occurs on the channel corresponding to this bit, generate an event on <code>event_out[0]</code> .

CTI Channel to Trigger 1 Enable register, CTIOUTEN1

This register maps channels in the cross trigger system to trigger outputs. The CTIOUTEN registers are bit maps that allow any channel input to be mapped to the trigger output, including none (0x0) and all (0xF). There is one register per trigger output so it is possible to map any channel input to any combination of trigger outputs.

CTIOUTEN1-31 registers are IMPLEMENTATION DEFINED. If they are not implemented, the locations are RO and return 0. If they are implemented, they are RW and return a reset value of 0.

The CTIOUTEN1 register characteristics are:

Attributes

Offset	0x00A4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-577 CTIOUTEN1 register bit assignments

The following table shows the bit assignments.

Table 9-576 CTIOUTEN1 register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	TRIGOUTEN	Channel to trigger output mapping. 0 The corresponding channel is ignored by the output trigger1. 1 When an event occurs on the channel corresponding to this bit, generate an event on <code>event_out[1]</code> .

CTI Channel to Trigger 2 Enable register, CTIOUTEN2

This register maps channels in the cross trigger system to trigger outputs. The CTIOUTEN registers are bit maps that allow any channel input to be mapped to the trigger output, including none (0x0) and all (0xF). There is one register per trigger output so it is possible to map any channel input to any combination of trigger outputs.

CTIOUTEN1-31 registers are IMPLEMENTATION DEFINED. If they are not implemented, the locations are RO and return 0. If they are implemented, they are RW and return a reset value of 0.

The CTIOUTEN2 register characteristics are:

Attributes

Offset	0x00A8
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-558 CTIOUTEN2 register bit assignments

The following table shows the bit assignments.

Table 9-577 CTIOUTEN2 register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	TRIGOUTEN	Channel to trigger output mapping. 0 The corresponding channel is ignored by the output trigger2. 1 When an event occurs on the channel corresponding to this bit, generate an event on <code>event_out[2]</code> .

CTI Channel to Trigger 31 Enable register, CTIOUTEN31

This register maps channels in the cross trigger system to trigger outputs. The CTIOUTEN registers are bit maps that allow any channel input to be mapped to the trigger output, including none (0x0) and all (0xF). There is one register per trigger output so it is possible to map any channel input to any combination of trigger outputs.

CTIOUTEN1-31 registers are IMPLEMENTATION DEFINED. If they are not implemented, the locations are RO and return 0. If they are implemented, they are RW and return a reset value of 0.

The CTIOUTEN31 register characteristics are:

Attributes

Offset	0x011C
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-559 CTIOUTEN31 register bit assignments

The following table shows the bit assignments.

Table 9-578 CTIOUTEN31 register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	TRIGOUTEN	<p>Channel to trigger output mapping.</p> <p>0 The corresponding channel is ignored by the output trigger31.</p> <p>1 When an event occurs on the channel corresponding to this bit, generate an event on event_out[31].</p>

CTI Trigger Input Status register, CTITRIGINSTATUS

Trigger input status. If the **event_in** input is driven by a source that generates single cycle pulses, this register is generally read as 0.

The CTITRIGINSTATUS register characteristics are:

Attributes

Offset	0x0130
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-560 CTITRIGINSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-579 CTITRIGINSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	TRIGINSTATUS	<p>Trigger input status.</p> <p>0 One bit per trigger input. 0 means that the input is LOW.</p> <p>1 One bit per trigger input. 1 means that the input is HIGH.</p>

CTI Trigger Output Status register, CTITRIGOUTSTATUS

Trigger output status. The register only has meaning if the trigger source drives static levels, rather than pulses.

The CTITRIGOUTSTATUS register characteristics are:

Attributes

Offset	0x0134
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-561 CTITRIGOUTSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-580 CTITRIGOUTSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:0]	UNKNOWN	TRIGOUTSTATUS	Trigger output status. 0 One bit per trigger output. 0 means that the output is LOW. 1 One bit per trigger output. 1 means that the output is HIGH.

CTI Channel Input Status register, CTICHINSTATUS

Channel input status. If the channel input is driven by a source that generates single cycle pulses, this register is generally read as 0.

The CTICHINSTATUS register characteristics are:

Attributes

Offset	0x0138
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-562 CTICHINSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-581 CTICHINSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	UNKNOWN	CTICHINSTATUS	Channel input status. 0 One bit per channel input. 0 means that the input is LOW. 1 One bit per channel input. 1 means that the input is HIGH.

CTI Channel Output Status register, CTICHOUTSTATUS

Channel output status. The register only has meaning if the trigger source drives static levels, rather than pulses.

The CTICHOUTSTATUS register characteristics are:

Attributes

Offset	0x013C
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-563 CTICHOUTSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-582 CTICHOUTSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	UNKNOWN	CTICHOUTSTATUS	Channel output status. 0 One bit per channel output. 0 means that the output is LOW. 1 One bit per channel output. 1 means that the output is HIGH.

Enable CTI Channel Gate register, CTIGATE

Channel output gate.

The CTIGATE register characteristics are:

Attributes

Offset	0x0140
Type	Read-write
Reset	0x0000000F
Width	32

The following figure shows the bit assignments.




Figure 9-564 CTIGATE register bit assignments

The following table shows the bit assignments.

Table 9-583 CTIGATE register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b1111	CTIGATEEN	Enables the propagation of channel events out of the CTI, one bit per channel. 0 Disable a channel from propagating. 1 Enable channel propagation.

External Multiplexer Control register, ASICCTRL

I/O port control.

The ASICCTRL register characteristics are:

Attributes

Offset	0x0144
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-565 ASICCTRL register bit assignments

The following table shows the bit assignments.

Table 9-584 ASICCTRL register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	SBZ	Software should write the field as all 0s.
[7:0]	0b00000000	ASICCTRL	Set and clear external output signal. 0 Clear output bit to 0. 1 Set output bit to 1.

Integration Test Channel Output register, ITCHOUT

Integration test mode register, used to generate channel events. Writing to the register creates a single pulse on the output. ITCHOUT is self-clearing.

The ITCHOUT register characteristics are:

Attributes

Offset	0x0EE4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-566 ITCHOUT register bit assignments

The following table shows the bit assignments.

Table 9-585 ITCHOUT register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	CTICHOUT	<p>Pulses the channel outputs.</p> <p>0 No effect.</p> <p>1 Pulse channel event for one clk cycle.</p>

Integration Test Trigger Output register, ITTRIGOUT

Integration test to generate trigger events.

The ITTRIGOUT register characteristics are:

Attributes

Offset	0x0EE8
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-567 ITTRIGOUT register bit assignments

The following table shows the bit assignments.

Table 9-586 ITTRIGOUT register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	CTITRIGOUT	Set/clear trigger output signal. Reads return the value in the register. Writes: 0 Clears the trigger output if SW_HANDSHAKE=1, no effect if SW_HANDSHAKE=0. 1 Sets the trigger output if SW_HANDSHAKE=1, pulses trigger output if SW_HANDSHAKE=0.

Integration Test Channel Input register, ITCHIN

Integration test to view channel events. The integration test register includes a latch that is set when a pulse is received on a channel input. When read, a register bit reads as 1 if the channel has received a pulse since it was last read. The act of reading the register automatically clears the 1 to a 0. When performing integration testing it is therefore important to coordinate the setting of event latches and reading/clearing them.

The ITCHIN register characteristics are:

Attributes

Offset	0x0EF4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-568 ITCHIN register bit assignments

The following table shows the bit assignments.

Table 9-587 ITCHIN register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	SBZ	Software should write the field as all 0s.
[3:0]	0b0000	CTICHIN	Reads the latched value of the channel inputs.

Integration Test Trigger Input register, ITTRIGIN

Integration test to view trigger events. The integration test register includes a latch that is set when a pulse is received on a trigger input. When read, a register bit reads as 1 if the trigger input has received a pulse since it was last read. The act of reading the register automatically clears the 1 to a 0. When performing integration testing it is therefore important to coordinate the setting of event latches and reading/clearing them.

The ITTRIGIN register characteristics are:

Attributes

Offset	0x0EF8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-569 ITTRIGIN register bit assignments

The following table shows the bit assignments.

Table 9-588 ITTRIGIN register bit assignments

Bits	Reset value	Name	Function
[31:0]	0x0	CTITRIGIN	Reads the latched value of the trigger inputs.

Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes

Offset	0x0F00
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-570 ITCTRL register bit assignments

The following table shows the bit assignments.

Table 9-589 ITCTRL register bit assignments

Bits	Reset value	Name	Function
[31:1]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[0]	0b0	IME	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.

Claim Tag Set Register, CLAIMSET

This register forms one half of the claim tag value. On writes, this location enables individual bits to be set. On reads, it returns the number of bits that can be set.

The CLAIMSET register characteristics are:

Attributes

Offset	0x0FA0
Type	Read-write
Reset	0x0000000F
Width	32

The following figure shows the bit assignments.




Figure 9-571 CLAIMSET register bit assignments

The following table shows the bit assignments.

Table 9-590 CLAIMSET register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b1111	SET	A bit-programmable register bank that sets the claim tag value. A read returns a logic 1 for all implemented locations.

Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes

Offset	0x0FA4
Type	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-572 CLAIMCLR register bit assignments

The following table shows the bit assignments.

Table 9-591 CLAIMCLR register bit assignments

Bits	Reset value	Name	Function
[31:4]	0x0	RAZ/WI	Read-As-Zero, Writes Ignored.
[3:0]	0b0000	CLR	A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.

Device Affinity register 0, DEVAFF0

Enables a debugger to determine if two components have an affinity with each other.

The DEVAFF0 register characteristics are:

Attributes

Offset	0x0FA8
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-573 DEVAFF0 register bit assignments

The following table shows the bit assignments.

Table 9-592 DEVAFF0 register bit assignments

Bits	Reset value	Name	Function
[31:0]	IMPLEMENTATION DEFINED	DEVAFF0	Lower 32-bits of DEVAFF. The value is set by the devaff[31:0] tie-off inputs.

Device Affinity register 1, DEVAFF1

Enables a debugger to determine if two components have an affinity with each other.

The DEVAFF1 register characteristics are:

Attributes

Offset	0x0FAC
Type	Read-only
Reset	0x-----
Width	32

The following figure shows the bit assignments.




Figure 9-574 DEVAFF1 register bit assignments

The following table shows the bit assignments.

Table 9-593 DEVAFF1 register bit assignments

Bits	Reset value	Name	Function
[31:0]	IMPLEMENTATION DEFINED	DEVAFF1	Upper 32-bits of DEVAFF. The value is set by the devaff[63:32] tie-off inputs.

Authentication Status Register, AUTHSTATUS

Reports the current status of the authentication control signals.

The AUTHSTATUS register characteristics are:

Attributes

Offset	0x0FB8
Type	Read-only
Reset	0x0000000-
Width	32

The following figure shows the bit assignments.




Figure 9-575 AUTHSTATUS register bit assignments

The following table shows the bit assignments.

Table 9-594 AUTHSTATUS register bit assignments

Bits	Reset value	Name	Function
[31:12]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[11:10]	0b00	HNID	Hypervisor non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[9:8]	0b00	HID	Hypervisor invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[7:6]	0b00	SNID	Secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Table 9-594 AUTHSTATUS register bit assignments (continued)

Bits	Reset value	Name	Function
[5:4]	0b00	SID	Secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[3:2]	IMPLEMENTATION DEFINED	NSNID	Non-secure non-invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.
[1:0]	IMPLEMENTATION DEFINED	NSID	Non-secure invasive debug. 0x0 Functionality not implemented or controlled elsewhere. 0x1 Reserved. 0x2 Functionality disabled. 0x3 Functionality enabled.

Device Architecture Register, DEVARCH

Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.

The DEVARCH register characteristics are:

Attributes

Offset	0x0FBC
Type	Read-only
Reset	0x47701A14
Width	32

The following figure shows the bit assignments.




Figure 9-576 DEVARCH register bit assignments

The following table shows the bit assignments.

Table 9-595 DEVARCH register bit assignments

Bits	Reset value	Name	Function
[31:21]	0b01000111011	ARCHITECT	Returns 0x23B, denoting Arm as architect of the component.
[20]	0b1	PRESENT	Returns 1, indicating that the DEVARCH register is present.
[19:16]	0b0000	REVISION	Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.
[15:0]	0x1A14	ARCHID	Architecture ID. Returns 0x1A14, identifying Cross Trigger Interface architecture v2.

Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes

Offset	0x0FC8
Type	Read-only
Reset	0x0104--00
Width	32

The following figure shows the bit assignments.




Figure 9-577 DEVID register bit assignments

The following table shows the bit assignments.

Table 9-596 DEVID register bit assignments

Bits	Reset value	Name	Function
[31:25]	0b0000000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[24]	0b1	INOUT	Indicates channel inputs are also masked by the CTIGATE register. Always 1.
[23:20]	0b0000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[19:16]	0b0100	NUM_CH	The number of channels. Always 4.
[15:8]	IMPLEMENTATION-DEFINED	NUM_TRIG	Indicates the maximum number of triggers - the maximum of the two parameters, NUM_EVENT_SLAVES and NUM_EVENT_MASTERS.
[7:5]	0b000	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[4:0]	0b00000	EXT_MUX_NUM	Indicates the value of the EXT_MUX_NUM parameter, which determines if there is any external multiplexing on the trigger inputs and outputs. 0 indicates no multiplexing.

Device Type Identifier Register, DEVTYPE

A debugger can use this register to get information about a component that has an unrecognized Part number.

The DEVTYPE register characteristics are:

Attributes

Offset	0x0FCC
Type	Read-only
Reset	0x00000014
Width	32

The following figure shows the bit assignments.



Figure 9-578 DEVTYPE register bit assignments

The following table shows the bit assignments.

Table 9-597 DEVTYPE register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0001	SUB	Minor classification. Returns 0x1, indicating this component is a Trigger-Matrix.
[3:0]	0b0100	MAJOR	Major classification. Returns 0x4, indicating this component performs Debug Control.

Peripheral Identification Register 5, PIDR5

The PIDR5 register is part of the set of peripheral identification registers.

The PIDR5 register characteristics are:

Attributes

Offset	0x0FD4
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-580 PIDR5 register bit assignments

The following table shows the bit assignments.

Table 9-599 PIDR5 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR5	Reserved.

Peripheral Identification Register 6, PIDR6

The PIDR6 register is part of the set of peripheral identification registers.

The PIDR6 register characteristics are:

Attributes

Offset	0x0FD8
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-581 PIDR6 register bit assignments

The following table shows the bit assignments.

Table 9-600 PIDR6 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR6	Reserved.

Peripheral Identification Register 7, PIDR7

The PIDR7 register is part of the set of peripheral identification registers.

The PIDR7 register characteristics are:

Attributes

Offset	0x0FDC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 9-582 PIDR7 register bit assignments

The following table shows the bit assignments.

Table 9-601 PIDR7 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000000	PIDR7	Reserved.

Peripheral Identification Register 0, PIDR0

The PIDR0 register is part of the set of peripheral identification registers.

The PIDR0 register characteristics are:

Attributes

Offset	0x0FE0
Type	Read-only
Reset	0x000000ED
Width	32

The following figure shows the bit assignments.



Figure 9-583 PIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-602 PIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b111101101	PART_0	Part number, bits[7:0]. Taken together with PIDR1.PART_1 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes

Offset	0x0FE4
Type	Read-only
Reset	0x000000B9
Width	32

The following figure shows the bit assignments.



Figure 9-584 PIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-603 PIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1011	DES_0	JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0]	0b1001	PART_1	Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.

Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes

Offset	0x0FE8
Type	Read-only
Reset	0x0000002B
Width	32

The following figure shows the bit assignments.




Figure 9-585 PIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-604 PIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0010	REVISION	Revision. It is an incremental value starting at 0x0 for the first design of a component. See the Component list in Chapter 1 for information on the RTL revision of the component.
[3]	0b1	JEDEC	1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0]	0b011	DES_1	JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.

Peripheral Identification Register 3, PIDR3

The PIDR3 register is part of the set of peripheral identification registers.

The PIDR3 register characteristics are:

Attributes

Offset	0x0FEC
Type	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



Figure 9-586 PIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-605 PIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b0000	REVAND	This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.
[3:0]	0b0000	CMOD	Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.

Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes

Offset	0x0FF0
Type	Read-only
Reset	0x0000000D
Width	32

The following figure shows the bit assignments.



Figure 9-587 CIDR0 register bit assignments

The following table shows the bit assignments.

Table 9-606 CIDR0 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00001101	PRMBL_0	Preamble. Returns 0x0D.

Component Identification Register 1, CIDR1

The CIDR1 register is part of the set of component identification registers.

The CIDR1 register characteristics are:

Attributes

Offset	0x0FF4
Type	Read-only
Reset	0x00000090
Width	32

The following figure shows the bit assignments.




Figure 9-588 CIDR1 register bit assignments

The following table shows the bit assignments.

Table 9-607 CIDR1 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4]	0b1001	CLASS	Component class. Returns 0x9, indicating this is a CoreSight component.
[3:0]	0b0000	PRMBL_1	Preamble. Returns 0x0.

Component Identification Register 2, CIDR2

The CIDR2 register is part of the set of component identification registers.

The CIDR2 register characteristics are:

Attributes

Offset	0x0FF8
Type	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



Figure 9-589 CIDR2 register bit assignments

The following table shows the bit assignments.

Table 9-608 CIDR2 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b00000101	PRMBL_2	Preamble. Returns 0x05.

Component Identification Register 3, CIDR3

The CIDR3 register is part of the set of component identification registers.

The CIDR3 register characteristics are:

Attributes

Offset	0x0FFC
Type	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



Figure 9-590 CIDR3 register bit assignments

The following table shows the bit assignments.

Table 9-609 CIDR3 register bit assignments

Bits	Reset value	Name	Function
[31:8]	0x0	RES0	Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0]	0b10110001	PRMBL_3	Preamble. Returns 0xB1.

Appendix A

Revisions

This appendix describes the technical changes between released issues of this book.

It contains the following section:

- [A.1 Revisions on page Appx-A-839](#).

A.1 Revisions

Each table shows the technical differences between successive issues of the document.

Table A-1 Issue 0000-00

Change	Location	Affects
First release	-	-

Table A-2 Differences between issue 0000-00 and issue 0000-01

Change	Location	Affects
Updated component list	1.6 Component list on page 1-18	All revisions
Added DAP components chapter	Chapter 2 DAP components functional description on page 2-22	
Added APB infrastructure components chapter	Chapter 3 APB infrastructure components functional description on page 3-40	
Added ATB infrastructure components chapter	Chapter 4 AMBA Trace Bus infrastructure components functional description on page 4-49	
Added Timestamp components chapter	Chapter 5 Timestamp components functional description on page 5-91	
Added Embedded cross-trigger components chapter	Chapter 6 Embedded Cross Trigger components functional description on page 6-102	
Added Authentication components chapter	Chapter 7 Authentication components functional description on page 7-118	
Updated DP programmers model section	9.2 css600_dp introduction on page 9-144	

Table A-3 Differences between issue 0000-01 and issue 0100-00

Change	Location	Affects
Added Narrow Timestamp components	Chapter 5 Timestamp components functional description on page 5-91	r1p0
Added PIL component	8.8 Cortex-M4 PIL overview on page 8-140	r1p0
Component list has been updated	1.6 Component list on page 1-18	r1p0
DEVID1 added to the TMC programmers models	9.12.1 Register summary on page 9-476	r1p0
PIDR2 has been updated in the TMC programmers models	9.12.1 Register summary on page 9-476	r1p0

Table A-4 Differences between issue 0100-00 and issue 0200-00

Change	Location	Affects
Added CATU component	4.10 CoreSight Address Translation Unit on page 4-84 and 9.17 css600_catu introduction on page 9-721	r2p0
Added PIL components	<ul style="list-style-type: none"> • 8.1 Cortex-A5 PIL overview on page 8-123 • 8.2 Cortex-A8 PIL overview on page 8-126 • 8.3 Cortex-A9 PIL overview on page 8-128 • 8.4 Cortex-R4 PIL overview on page 8-132 • 8.5 Cortex-R5 PIL overview on page 8-134 • 8.6 Cortex-M0 PIL overview on page 8-136 • 8.7 Cortex-M3 PIL overview on page 8-138 	r2p0

Table A-5 Differences between issue 0200-00 and issue 0300-00

Change	Location	Affects
Added TPIU component	1.6 Component list on page 1-18 and 9.16 css600_tpiu introduction on page 9-674	r3p0

Table A-6 Differences between issue 0300-00 and issue 0301-01

Change	Location	Affects
Updated various components, in particular ATBFUNNEL, ATBREPLICATOR, TMC_ETB, TMC_ETF, TMC_ETR, TMC_ETS, and TPIU	1.6 Component list on page 1-18	r3p1

Table A-7 Differences between issue 0301-01 and issue 0302-00

Change	Location	Affects
Updated DP components	1.7 Product revisions on page 1-21, 9.2.1 Register summary on page 9-144, and Debug Port Identification Register, DPIDR on page 9-148.	r3p2