DynamIQ Cortex-A55 and DynamIQ Cortex-A75 Cycle Model

Version 9.7.0

User Guide

Non-Confidential



Cortex-A55 and Cortex-A75 Cycle Model User Guide

Copyright © 2017 Arm Limited (or its affiliates). All rights reserved.

Release Information

The following changes have been made to this document.

			change history
Date	Issue	Confidentiality	Change
March 2018	0907-00	Non-Confidential	Release with 9.7.0
November 2017	0906-00	Non-Confidential	Release with 9.6.0
August 2017	0903-00	Non-Confidential	Release with v9.3.0
May 2017	0902-00	Non-Confidential	Release with v9.2.0

Change History

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/trademarks.

Copyright © 2018 Arm Limited or its affiliates. All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Product Status

The information in this document is final, that is for a developed product.

Web Address

http://www.arm.com

Contents

Preface

bout This Guide	. 7
udience	. 7
onventions	
urther reading	
lossary	10

Chapter 1. Using the Cycle Model in SoC Designer

Cycle Model functionality
Cortex-A55 Cycle Model functionality12
Supported hardware features 12
Unsupported hardware features 13
Cortex-A75 Cycle Model functionality14
Supported hardware features 14
Unsupported hardware features 14
Restrictions and limitations15
Additional features for Cycle Model usability16
Adding and configuring the SoC Designer component
SoC Designer component files17
Adding the Cycle Model to the Component Library
Adding the component to the SoC Designer Canvas
ESL ports
Available component ESL ports
Reset behavior and ports
Tied pins
Port name and polarity differences
Setting component parameters
Debug features
Register information
Supported Cortex-A55 registers
Supported Cortex-A75 registers 49
Run to debug point
Memory information
Disassembly view
Available profiling data
Hardware profiling

Preface

A Cycle Model component is a library developed from Arm intellectual property (IP) that is generated through Cycle Model StudioTM. The Cycle Model then can be used within a virtual platform tool, for example, SoC Designer.

About This Guide

This guide provides all the information needed to configure and use your Cycle Model in SoC Designer.

Audience

This guide is intended for experienced hardware and software developers who create components for use with SoC Designer. You should be familiar with the following products and technology:

- SoC Designer
- Hardware design verification
- Verilog or SystemVerilog programming language

Conventions

Convention	Description	Example
courier	Commands, functions, vari- ables, routines, and code examples that are set apart from ordinary text.	<pre>sparseMem_t SparseMemCreate- New();</pre>
italic	New or unusual words or phrases appearing for the first time.	<i>Transactors</i> provide the entry and exit points for data
bold	Action that the user performs.	Click Close to close the dialog.
<text></text>	Values that you fill in, or that the system automatically sup- plies.	<pre><platform>/ represents the name of vari- ous platforms.</platform></pre>
[text]	Square brackets [] indicate optional text.	<pre>\$CARBON_HOME/bin/modelstudio [<filename>]</filename></pre>
[text1 text2]	The vertical bar indicates "OR," meaning that you can supply text1 or text 2.	<pre>\$CARBON_HOME/bin/modelstudio [<name>.symtab.db <name>.ccfg]</name></name></pre>

This guide uses the following conventions:

Also note the following references:

- References to C code implicitly apply to C++ as well.
- File names ending in .cc, .cpp, or .cxx indicate a C++ source file.

Further reading

The following publication provides information that relates directly to SoC Designer:

• SoC Designer User Guide (Arm 100996)

The following publications provide reference information about Arm® products:

- Arm Cortex-A55 Core Technical Reference Manual (Arm 100442)
- Arm Cortex-A75 Core Technical Reference Manual (Arm 100403)
- Arm Architecture Reference Manual Armv8 (Arm DDI0487)
- AMBA AXI and ACE Protocol Specification, Issue E (Arm IHI0022)
- Large Physical Address Extensions Specification (Arm Architecture Group) (Arm DDI0438)

See http://infocenter.arm.com/help/index.jsp for access to Arm documentation.

The following publications provide additional information on simulation:

- IEEE 1666TM SystemC Language Reference Manual, (IEEE Standards Association)
- SPIRIT User Guide, Revision 1.2, SPIRIT Consortium.

Glossary

AMBA	Advanced Microcontroller Bus Architecture. The Arm open standard on-chip bus specification that describes a strategy for the interconnection and management of functional blocks that make up a System-on-Chip (SoC).
AHB	<i>Advanced High-performance Bus.</i> A bus protocol with a fixed pipeline between address/control and data phases. It only supports a subset of the functionality provided by the AMBA AXI protocol.
APB	Advanced Peripheral Bus. A simpler bus protocol than AXI and AHB. It is designed for use with ancillary or general-purpose peripherals such as timers, interrupt controllers, UARTs, and I/O ports.
AXI	Advanced eXtensible Interface. A bus protocol that is targeted at high perfor- mance, high clock frequency system designs and includes a number of fea- tures that make it very suitable for high speed sub-micron interconnect.
Cycle Model	A software object created by the Cycle Model Studio from an RTL design. The Cycle Model contains a cycle- and register-accurate Cycle Model of the hardware design.
Cycle Model Studio	Graphical tool for generating, validating, and executing hardware-accurate software models. It creates a Cycle Model, and it also takes a Cycle Model as input and generates a component that can be used in SoC Designer, Platform Architect, or Accellera SystemC for simulation.
CASI	<i>ESL API Simulation Interface</i> , is based on the SystemC communication library and manages the interconnection of components and communication between components.
CADI	<i>ESL API Debug Interface</i> , enables reading and writing memory and register values and also provides the interface to external debuggers.
CAPI	<i>ESL API Profiling Interface</i> , enables collecting historical data from a component and displaying the results in various formats.
Component	Building blocks used to create simulated systems. Components are connected together with unidirectional transaction-level or signal-level connections.
ESL	<i>Electronic System Level.</i> A type of design and verification methodology that models the behavior of an entire system using a high-level language such as C or C++.
HDL	<i>Hardware Description Language</i> . A language for formal description of electronic circuits, for example, Verilog.
RTL	<i>Register Transfer Level</i> . A high-level hardware description language (HDL) for defining digital circuits.
SoC Designer	A high-performance, cycle accurate simulation framework which is targeted at System-on-a-Chip hardware and software debug as well as architectural exploration.
SystemC	SystemC is a single, unified design and verification language that enables ver- ification at the system level, independent of any detailed hardware and soft- ware implementation, as well as enabling co-verification with RTL design.
Transactor	<i>Transaction adaptors.</i> You add transactors to your component to connect your component directly to transaction level interface ports for your particular platform.

Chapter 1

Using the Cycle Model in SoC Designer

This chapter describes the functionality of the Cycle Model component, and how to use it in SoC Designer. It contains the following sections:

- Cycle Model functionality
- Adding and configuring the SoC Designer component
- ESL ports
- Setting component parameters
- Debug features
- Available profiling data

1.1 Cycle Model functionality

In the multiprocessor configuration, up to eight processors are available in a cache-coherent cluster, under the control of a Snoop Control Unit (SCU), which maintains L1, L2 and L3 data cache coherency.

This section provides a summary of the functionality of the Cycle Model compared to that of the hardware, and the performance and accuracy of the Cycle Model:

- Cortex-A55 Cycle Model functionality
- Cortex-A75 Cycle Model functionality
- Restrictions and limitations
- Additional features for Cycle Model usability

1.1.1 Cortex-A55 Cycle Model functionality

This section describes:

- Supported hardware features
- Unsupported hardware features

1.1.1.1 Supported hardware features

The Cortex-A55 Cycle Model supports:

- Up to eight processors. The number of little cores can be set to values between 0 and 8.
- The AArch32 and AArch64 versions of the Armv8.2-A architecture instruction set.
- Optional support for Armv8.4 DOT PRODUCT instructions.
- Harvard Level 1 (L1) memory system with a Memory Management Unit (MMU).
- Level 2 (L2) and Level 3 (L3) memory system providing multiprocessor memory coherency, optionally including an L2 cache.
- Per-core Generic Interrupt Controllers (GICs).
- A generic 64-bit timer per processor.
- Support for AMBA 4.0 AXI Coherency Extension (ACE).
- Variable ICache/DCache sizes.
- VFP Floating Point.
- Neon Advanced SIMD.
- Cryptography Engine.
- Optional AMBA 4.0 AXI Peripheral port.
- Hardware profiling.
- Optional I/O-coherent Accelerator Coherency Port (ACP).
- Number of slices; this is set to a non-configurable value at build time based on L3 settings.

1.1.1.2 Unsupported hardware features

The following features of the hardware are not implemented in the Cortex-A55 Cycle Model:

- The following Big/Little core combinations are not supported:
 - NUM_BIG_CORES=1, NUM_LITTLE_CORES=2
 - NUM_BIG_CORES=1, NUM_LITTLE_CORES=3

The Cycle Model supports all other Big/Little core combinations supported by the hardware; for the complete list, refer to the *Arm DynamIQ Shared Unit Configuration and Signoff Guide* (100454).

- CHI bus interface.
- Master data width can not be set to 256 or 512.
- SCU cache protection.
- Legacy v7 debug map.
- Embedded Logic Analyzer (ELA).
- Arm Processor Optimization Pack (POP) RAMs.
- L2 cache is not configurable per-core. All cores must be set to the same value.
- CPU cache protection.
- "Other" core type.
- Module debug block.
- Interleave address bit.
- Only the registers listed in "Register information" on page 29 are available to be read or written via debug transactions for example, in the SoC Designer Registers window.

The functionality of all registers, however, does exist and can be accessed by software running on the virtual platform.

1.1.2 Cortex-A75 Cycle Model functionality

This section describes:

- Supported hardware features
- Unsupported hardware features

1.1.2.1 Supported hardware features

The Cortex-A75 Cycle Model supports:

- Up to four processors. The number of Big cores can be set to values between 0 and 4.
- The AArch32 and AArch64 versions of the Armv8.2-A architecture instruction set.
- Support for Armv8.4 DOT PRODUCT instructions.
- Harvard Level 1 (L1) memory system with a Memory Management Unit (MMU).
- Level 2 (L2) and Level 3 (L3) memory system providing multiprocessor memory coherency.
- Per-core Generic Interrupt Controllers (GICs).
- A generic 64-bit timer per processor.
- Support for AMBA 4.0 AXI Coherency Extension (ACE).
- VFP Floating Point.
- Neon Advanced SIMD.
- Cryptography Engine.
- Optional AMBA 4.0 AXI Peripheral port.
- Hardware profiling.
- Optional I/O-coherent Accelerator Coherency Port (ACP).
- Number of slices ; this is set to a non-configurable value at build time based on L3 settings.

1.1.2.2 Unsupported hardware features

The following features of the hardware are not implemented in the Cortex-A75 Cycle Model:

- The following Big/Little core combinations are not supported:
 - NUM_BIG_CORES=1, NUM_LITTLE_CORES=2
 - NUM_BIG_CORES=1, NUM_LITTLE_CORES=3

The Cycle Model supports all other Big/Little core combinations supported by the hardware; for the complete list, refer to the *Arm DynamIQ Shared Unit Configuration and Signoff Guide* (100454).

- CHI bus interface.
- Master data width can not be set to 256 or 512.
- SCU cache protection.
- Legacy v7 debug map.
- Embedded Logic Analyzer (ELA).

- Arm Processor Optimization Pack (POP) RAMs.
- CPU cache protection.
- L2 cache is not configurable per-core. All cores must be set to the same value.
- "Other" core type.
- Module debug block.
- Interleave address bit.
- Only the registers listed in "Register information" on page 29 are available to be read/written via debug transactions — for example, in the SoC Designer Registers window.

The functionality of all registers, however, does exist and can be accessed by software running on the virtual platform.

1.1.3 Restrictions and limitations

Be aware of the following limitations with this release of your Cycle Model:

- Semihosting is not supported.
- Instruction single-step is not supported.
- Software profiling is not supported.
- Memory views do not include cache content.

1.1.4 Additional features for Cycle Model usability

The following features that are implemented in the Cycle Model do not exist in the hardware. These features have been added to the Cycle Model for enhanced usability.

- Support for positive- and negative-level *irq*, *virq*, *fiq*, and *vfiq* signals. This is configurable using the *negLogic* parameter (see Table 1-3 on page 22).
- The "run to debug point" feature has been added. This feature forces the debugger to advance the processor to the debug state instead of having the Cycle Model get into a non-debuggable state. See "Run to debug point" on page 67 for more information.
- Waveform dumping using the waveform-related parameters described in Table 1-3 on page 22.
- Support for viewing memory spaces (see "Memory information" on page 67).
- Support for viewing disassembly data (see "Disassembly view" on page 67).

1.2 Adding and configuring the SoC Designer component

The *SoC Designer User Guide* (100996) describes how to use the component. See that guide for more information.

- SoC Designer component files
- Adding the Cycle Model to the Component Library
- Adding the component to the SoC Designer Canvas

1.2.1 SoC Designer component files

The component files are the final output from the Cycle Model Studio compile and are the input to SoC Designer. There are two versions of the component; an optimized *release* version for normal operation, and a *debug* version.

On Linux, the *debug* version of the component is compiled without optimizations and includes debug symbols for use with gdb. The *release* version is compiled without debug information and is optimized for performance.

On Windows, the *debug* version of the component is compiled referencing the debug runtime libraries so it can be linked with the debug version of SoC Designer. The *release* version is compiled referencing the release runtime library. Both release and debug versions generate debug symbols for use with the Visual C++ debugger on Windows.

The provided component files are listed in Table 1-1 below:

Table 1-1	SoC Designer	component files
-----------	--------------	-----------------

Platform	File	Description
Linux	maxlib.lib <model_name>.conf</model_name>	SoC Designer configuration file
	lib< <i>component_name</i> >.mx.so	SoC Designer component runtime file
	lib< <i>component_name</i> >.mx_DBG.so	SoC Designer component debug file
Windows	maxlib.lib <model_name>.windows.conf</model_name>	SoC Designer configuration file
	lib <component_name>.mx.dll</component_name>	SoC Designer component runtime file
	lib <component_name>.mx_DBG.dll</component_name>	SoC Designer component debug file

Additionally, this User Guide PDF file is provided with the component.

1.2.2 Adding the Cycle Model to the Component Library

The compiled Cycle Model component is provided as a configuration file (.*conf*). To make the component available in the Component Window in SoC Designer Canvas, use SoC Designer Canvas.

For more information on SoC Designer Canvas, see the SoC Designer User Guide (100996).

1.2.3 Adding the component to the SoC Designer Canvas

Locate the component in the *Component Window* and drag it out to the Canvas. Depending on your configuration, ports may differ slightly from those listed in Table 1-2 (see "Available component ESL ports" on page 19).

1.3 ESL ports

This section describes the differences between the hardware pins and those on the Cycle Model. Certain hardware pins have been converted to init-time Cycle Model parameters.

- Available component ESL ports
- Reset behavior and ports
- Tied pins
- Port name and polarity differences

1.3.1 Available component ESL ports

Table 1-2 describes the Cycle Model transactors and special pins that are exposed in SoC Designer. See the corresponding *Technical Reference Manual* for information.

Note: Most ESL component port values can be set using a component parameter. In these cases, the parameter value is used whenever the ESL port is not connected. If the port is connected, the connection value takes precedence over the parameter value.

ESL Port	Description	Туре
ACE5_Master_M0	ACE Master S2T when configured in ACE mode.	Transactor Master
ACE_Lite_ACE5Lite_Master_Peripheral	Master S2T when configured in ACE Lite mode.	Transactor Master
ATCLK	The clock for the ATB trace bus output from the cluster.	Clock Slave
AXI4Stream_master_PROCESSOR	AXI4 Stream Master Inteface.	Transactor Master
AXI4Stream_slave_DISTRIBUTOR	AXI4 Stream Slave Interface.	Transactor Slave
CORECLK[0-3]	The per-core clock for all CPU logic including Level 1 and Level 2 caches.	Clock Slave
extSemi_ <model>_cpu0</model>	Semihosting is not supported with this release of your Cycle Model.	Transactor Master
extSemi_< <i>model</i> >_cpu1		Transactor Master
extSemi_< <i>model</i> >_cpu2		Transactor Master
extSemi_< <i>model</i> >_cpu3		Transactor Master
GICCLK	Clock for the GIC interface.	Clock Slave
PCLK	Clock for the debug APB interface.	Clock Slave

Table 1-2 ESL component ports (continued)

ESL Port	Description	Туре
PERIPHCLK	Clock for the timers, power management, and other mis- cellaneous logic.	Clock Slave
SCLK	Clock for the SCU/L3 and the AMBA interface.	Clock Slave
clk-in	This port is used internally. Leave unconnected.	Clock Slave

1.3.2 Reset behavior and ports

The Cycle Model is reset internally each time SoC Designer Simulator is initialized. This behavior is standard and can not be changed. To view the internal reset sequence, set the *Align Waveforms* parameter to False (see Setting component parameters), and this data appears in the waveform.

At simulation time zero and while simulation is running, you can generate a reset sequence. To do so, drive the reset pins on the component using external signals (for example, using the MxSigDriver component).

For information about reset pin names, bit ordering (for multiple cores), and required reset sequence, refer to the *Technical Reference Manual* for your IP.

1.3.3 Tied pins

Certain pins in the hardware have been either tied or disconnected in the Cycle Model for performance reasons. These include:

- DBGEN (tied high)
- DFTCGEN: (tied low)
- DFTRSTDISABLE tied to 00 (2 bits)
- DFTRAMHOLD: (tied low)
- DFTMCPHOLD: (tied low)
- DFTCORECLKDISABLE: (tied low)
- NIDEN (tied high)
- SPIDEN (tied high)
- SPNIDEN (tied high)
- nMBISTRESET (tied high)
- MBISTREQ (tied low)

1.3.4 Port name and polarity differences

The following ports are named differently than their counterparts in the RTL; ports in the RTL that begin with the prefix nCNT* are called CNT* in the Cycle Model:

- nCNTHPIRQ
- nCNTPNSIRQ
- nCNTPSIRQ
- nCNTVIRQ
- nCNTHVIRQ

In addition, these ports are Active Low in the RTL, but Active High in the Cycle Model. You can use the Cycle Model parameter negLogic to invert the polarity of these ports if necessary.

1.4 Setting component parameters

You can change the settings of all the component parameters in SoC Designer Canvas, and of some of the parameters in SoC Designer Simulator.

To modify the component's parameters:

1. In the Canvas, right-click on the component and select **Edit Parameters...**. You can also double-click the component. The **Edit Parameters** dialog box appears.

The list of available parameters differs slightly depending on the settings that you enabled in the configuration.

- 2. In the **Parameters** window, double-click the **Value** field of the parameter that you want to modify.
- 3. If it is a text field, type a new value in the **Value** field. If a menu choice is offered, select the desired option.

The component parameters are described in Table 1-3.

Name	Description	Allowed Values	Default Value	Init/ Runtime
AA64nAA32	Determines whether processor boots in 32-bit or 64-bit mode.	 0 – Boots processor in 32-bit mode. 1 – Boots processor in 64-bit mode. 	0	Init
AA64nAA32x	Determines whether core boots in 32- bit or 64-bit mode. Only present for cores that support AArch32 execution at EL3. Per-core value of AA64nAA32; automatically kept in sync with AA64nAA32.	bool	false	Init
ACE5_Master_M0 Enable Debug Messages	Enable or disable ACE_master port debug.	true, false	false	Runtime
ACE5_Master_M0 Protocol Variant	Variant of the ACE protocol to use on ACE_master_M0,	ACE	ACE	Init
ACE_Lite_ACE5_Lite_ Master_Peripheral Enable Debug Messages	Enables port debug on ACE_Lite_ACE5_Lite_Master	true, false	false	Runtime
ACE_Lite_ACE5_Lite_ Master_Peripheral Protocol Variant	Variant of the ACE protocol to use on ACE_Lite_ACE5_Lite_Master_Perip heral.	ACE_Lite	ACE_Lite	Init
ACLKENM	ACE Master Input Clock Enable.	0, 1	1	Runtime
ACLKENMP	AXI Master peripheral port enable.	0, 1	1	Runtime
ACLKENMS	ACP clock enable.	0, 1	1	Runtime
ACVMIDEXTM0[3:0]	Additional VMID bits for DVM mes- sages.	0x0 - 0xF	0	Runtime

 Table 1-3 Component parameters

Table 1-3	Component	parameters	(continued)
-----------	-----------	------------	-------------

Name	Description	Allowed Values	Default Value	Init/ Runtime
ACWAKEUPM0	ACE snoop activity indicator.	0, 1	0	Runtime
AENDMP	End address for peripheral port address range.	0x100000 - 0x7FFFFFFFFFF	0xd31000 00	Init
AFVALIDMx	Fifo flush request. This signal is part of the ATB interface.	0, 1	0	Runtime
Align Waveforms	When set to <i>true</i> , waveforms dumped by the component are aligned with the SoC Designer simulation time. The reset sequence, however, is not included in the dumped data. When set to <i>false</i> , the reset sequence is dumped to the waveform data, how- ever, the component time is not aligned with SoC Designer time.	true, false	true	Init
ARM CycleModels DB Path	Sets the directory path to the database file.	Not Used	empty	Init
ASTARTMP	Start address for peripheral port address range.	0x100000 - 0x7FFFFFFFFFF	0xd30000 00	Init
ATCLKQREQn	Indicates that the clock controller wants to gate the clock (active low). This signal is synchronised into the ATCLK domain before use.	0, 1	true	Init
ATREADYMx	ATB device ready.	0, 1	0	Runtime
AWAKEUPS	ACP wakeup signal.	0, 1	0	Runtime
AWSTASHLPIDENS	On the ACP, indicates a stash into L2.	0, 1	0	Runtime
AWSTASHLPIDS[3:0]	On the ACP, indicates which core ([3:1]) and thread ([3:0]) to target.	0x0 - 0xF	0x0	Runtime
AXI4Stream_master_ PROCESSOR Enable Debug Messages	Enables port debug on AXI4Stream_master_PROCESSOR.	true, false	false	Runtime
AXI4Stream_slave_ DISTRIBUTOR Enable Debug Messages	Enables port debug on AXI4Stream_slave_DISTRIBUTOR.	true, false	false	Runtime
BROADCASTCACHE- MAINT	Enable broadcasting of cache mainte- nance operations to downstream caches.	0 — Cache mainte- nance operations are not broadcast to down- stream caches 1 — Cache mainte- nance operations are broadcast to down- stream caches.	False	Init

Name	Description	Allowed Values	Default Value	Init/ Runtime
BROADCASTCACHE- MAINTPOU	Enable broadcasting of cache mainte- nance operations to the point of unifi- cation.	0 — Cache mainte- nance operations DCC- MVAU and DC CVAU are not broadcast to other clusters. This is more efficient if all other clusters are Arm Cortex processors. 1 = Cache maintenance	False	Init
		operations DCCMVAU and DC CVAU are broadcast to other clus- ters.		
BROADCASTOUTER	Enable broadcasting of Shareable transactions.	0 — Shareable transac- tions are not broadcast externally.	False	Init
		1 — Shareable transac- tions are broadcast externally.		
BROADCASTPERSIST	Enable broadcasting of cache clean to the point of persistence operations.	0 — DC CVAP instruc- tions are treated the same as DC CVAC	False	Init
		1 — DC CVVAP instructions sent as a clean to the point of persistence transaction externally.		
CFGEND	Endianess configuration. 1-bit wide for UP, 4 bits wide for MP. Automati- cally kept in sync with CFGEND <i>n</i> .	integer	0	Init
CFGENDx	Endianess configuration. Per-core value of CFGEND. Automatically kept in sync with CFGEND.	bool	False	Init
CFGTE	Default exception handling state (Arm/Thumb). 1-bit wide for UP, 4 bits wide for MP. Automatically kept in sync with CFGTE <i>n</i> .	integer	0	Init
CFGTEx	Enables thumb exceptions for core x, controls the reset value of the SCTLR.TE bit. Only present for cores that support AArch32 execution at EL3. Per-core value of CFGTE. Auto- matically kept in sync with CFGTE.	bool	False	Init
CLUSTERIDAFF2	Value read in ClusterID Affinity Level-2 field, MPIDR bits[23:16].	0x0 - 0x7F	0	Init

Table 1-3 Component parameters (continued)

Table 1-3 Component parameters	(continued)
--------------------------------	-------------

Name	Description	Allowed Values	Default Value	Init/ Runtime
CLUSTERIDAFF3	Value read in ClusterID Affinity Level-3 field, MPIDR bits[39:32].	0x0 - 0x7F	0	Init
CLUSTERPREQ	Indicates that the power controller wants the cluster to move to a new power state. This signal is synchro- nised into multiple clock domains before use.	0, 1	0	Runtime
CLUSTERPSTATE	Power state that the power controller wishes the cluster to move to. This signal is synchronised into the SCLK domain before use.	0x0 - 0x3F	0x48	Init
CNTCLKEN	Counter clock enable. This clock enable must be inserted one cycle before the CNTVALUEB bus.	0, 1	1	Runtime
COREPREQx	Indicates that the power controller wants the referenced CPU to move to a new power state. This signal is syn- chronised into the PERIPHCLK domain before use.	0, 1	0	Runtime
COREPSTATEx	Power state that the power controller wishes the CPU to move to. This sig- nal is synchronised into the PERIPH- CLK domain before use.	0x0 - 0x1F	0x8	Init
CRYPTODISABLE	Disables the Cryptographic Extensions.	true, false	false	Init
DBGCONNECTED	A debugger is connected and so the DebugBlock should be accessed on boot. This signal is synchronised into the PCLK domain before use.	0, 1	0	Runtime
Dump Waveforms	Whether SoC Designer dumps wave- forms for this component.	bool	false	Runtime
Enable Debug Messages	Whether debug messages are logged for the component.	bool	false	Runtime
Enable Fast Application Load	Controls fast debug access for appli- cation load. "True" setting loads mul- tiple bytes at a time; "False" setting loads 1 byte at a time.	true/false	true	Init
EVENTIREQ	Event input request for processor wake-up from WFE state.	true, false	false	Runtime
EVENTOACK	Event output request acknowledge.	true, false	false	Runtime
Fast Application Load Support	Identifies that the component supports fast debug access for application load.	Not configurable	Yes	N/A

Table 1-3	Component parameters	(continued)
-----------	-----------------------------	-------------

Name	Description	Allowed Values	Default Value	Init/ Runtime
GICCDISABLE	Disables the GIC CPU interface logic and routes the legacy nIRQ, nFIQ, nVIRQ, and nVFIQ. Required to enable use of non-Arm interrupt con- trollers.	0, 1	0	Init
GICCLKQREQn	Indicates that the clock controller wants the gate the clock (active low). This signal is synchronised into the GICCLK domain before use.	true, false	true	Init
IRITWAKEUP	AXI4 stream protocol activity indica- tor.	0, 1	0	Runtime
negLogic	If set to 1, inverts the values of the following ports (these ports are Active High by default): • fiq • irq • virq • vfiq • CNTHPIRQ • CNTPNSIRQ • CNTPSIRQ • CNTVIRQ	bool	false	Runtime
PADDRDC	APB address.	0x4 - 0x7FFFF	0	Runtime
PCLKQREQn	Indicates that the clock controller wants the gate the clock (active low). This signal is synchronised into the PCLK domain before use.	true, false	true	Init
PENABLEDC	APB transfer complete flag.	0, 1	0	Runtime
PMUSNAPSHOTREQ	Request for a snapshot of the PMU counters. This signal is synchronised into the PERIPHCLK domain before use.	0, 1	0	Runtime
PREADYCD	APB slave ready, used to extend a transfer.	0, 1	0	Runtime
PSELDC	DebugBlock to Cluster bus access.	0, 1	0	Runtime
PSLVERRCD	APB slave transfer error.	0, 1	0	Runtime
PWAKEUPDC	APB activity indicator.	0, 1	0	Runtime
PWDATADC	APB write data.	0x0-0xFFFF	0	Runtime
PWRITEDC	APB read/write indicator.	0x0-0xFFFF	0	Runtime
RREADYS	Read data ready.	0, 1	0	Runtime

Table 1-3	Component parameters	(continued)
-----------	-----------------------------	-------------

Name	Description	Allowed Values	Default Value	Init/ Runtime
RVBARADDRx	Reset Vector Base Address for exe- cuting in 64-bit state. Width depends on the widest PA of connected cores.	integer	0	Init
SCLKQREQn	Indicates that the clock controller wants the gate the clock (active low). This signal is synchronised into the SCLK domain before use.	true, false	true	Init
SYNCREQMx	ETM Signal. Synchronization request from trace sink.	0, 1	0	Runtime
SYSCOACKM0	The system may send snoops to the cluster.	0, 1	0	Runtime
TSCLKEN	Timestamp clock enable. This clock enable is pipelined inside the proces- sor and must be inserted one cycle before the TSVALUEB bus.	0, 1	0	Runtime
TSVALUEB	Timestamp in binary encoding.	0x0 - 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	0	Runtime
VINITHI	Use high vector addresses. 1-bit wide for UP, 4 bits wide for MP. Automati- cally kept in sync with VINITHI <i>n</i> .	integer	0	Init
VINITHIx	Enables high exception vectors, con- trols the reset value of the SCTLR.V bit. Only present for cores that sup- port AArch32 execution at EL3. Per- core value of VINITHI. Automati- cally kept in sync with VINITHI.	bool	false	Init
Waveform File ¹	Name of the waveform file.	string	arm_cm_ <cycle_m odel>.vcd</cycle_m 	Init
Waveform Format	The format of the waveform dump file.	VCD, FSDB	VCD	Init
Waveform Timescale	Sets the timescale to be used in the waveform.	Many values in drop- down	1 ns	Init

1. When enabled, SoC Designer writes accumulated waveforms to the waveform file in the following situations: when the waveform buffer fills, when validation is paused and when validation finishes, and at the end of each validation run.

1.5 Debug features

The Cycle Model has a debug interface (CADI) that allows the user to view, manipulate, and control the registers and memory. You can access a view in SoC Designer by right-clicking on the Cycle Model and choosing the appropriate menu entry.

Note: CPUs are modeled as masters that issue debug access downstream to other components. Upstream debug access into CPU models through slave ports is not supported. Waveforms and monitoring can be used to track transaction data.

The following topics are discussed in this section:

- Register information
- Run to debug point
- Memory information
- Disassembly view

1.5.1 Register information

This section describes the registers supported with this release. For detailed descriptions of these registers, refer to the *Arm Technical Reference Manual* for your IP, or the *Arm Architecture Reference Manual Armv8* (DDI0487).

Note: Registers are accurate only at debuggable points. While SoC Designer grays out the register view when the processor is not at a debuggable point, values are still visible. Due to the speculative nature of the processor pipeline, these values are not guaranteed to be accurate.

In general, you can write to a register only at a debuggable point. If a value is deposited at any other point, it may not be correctly propagated.

This section includes the following subsections:

- Supported Cortex-A55 registers
- Supported Cortex-A75 registers

1.5.1.1 Supported Cortex-A55 registers

This section describes the Cortex-A55 registers:

- Cortex-A55 AArch64_Core registers
- Cortex-A55 AArch64 AdvSIMD registers
- Cortex-A55 AArch64 System registers
- Cortex-A55 AArch64 PERF registers
- Cortex-A55 Cluster AArch64 registers
- Cortex-A55 AArch32 Core registers
- Cortex-A55 AArch32 VFP/NEON registers
- Cortex-A55 AArch32 Secure World registers
- Cortex-A55 AArch32 Normal World registers
- Cortex-A55 AArch32 ID registers
- Cortex-A55 AArch32 Control registers
- Cortex-A55 AArch32 VA to PA registers
- Cortex-A55 AArch32 PERF registers
- Cortex-A55 Cluster AArch32 registers
- Cortex-A55 Cluster AArch32 PMU registers
- Cortex-A55 Cluster AArch64 PMU registers
- Cortex-A55 External Debug registers
- Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH32 registers
- Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH64 registers
- Cortex-A55 GICv3 CPU Interface Hypervisor AARCH32 registers
- Cortex-A55 GICv3 CPU Interface Hypervisor AARCH64 registers
- Cortex-A55 GICv3 Virtual CPU Interface CPU/Virtual AARCH64 registers
- Cortex-A55 Jazelle registers
- Cortex-A55 Internal State registers

Cortex-A55 AArch64_Core registers

Name	Access
CurrentEL	Read/Write
DAIF	Read/Write
NZCV	Read/Write
SPSR_EL[1-3]	Read/Write
SPSR_abt	Read/Write
SPSR_fiq	Read/Write
SPSR_irq	Read/Write
SPSR_und	Read/Write
SPSel	Read/Write
X[0-30]	Read/Write
SP_EL[0-3]	Read/Write
SP	Read/Write
ELR_EL[1-3]	Read/Write
ELR_zero	Read Only
ELR	Read/Write
CPSR	Read/Write
PC_MEMSPACE	Read/Write

Table 1-4 Cortex-A55 AArch64 Core registers

Cortex-A55 AArch64 AdvSIMD registers

Table 1-5 Cortex-A55 AArch64 AdvSIMD registers

Name	Access
FPCR	Read/Write
FPSR	Read/Write

Cortex-A55 AArch64 System registers

Table 1-6 Cortex-A55 AArch64 System registers

Name	Access
ACTLR_EL1	Read Only
ACTLR_EL[2,3]	Read/Write
AFSR[0,1]_EL[1-3]	Read Only
AIDR_EL1	Read Only
AMAIR_EL1	Read Only
CCSIDR_EL1	Read Only
CLIDR_EL1	Read Only
CONTEXTIDR_EL[1,2]	Read/Write
CPUECTLR_EL1	Read/Write
CTR_EL0	Read Only
DACR32_EL2	Read/Write
DCZID_EL0	Read Only
ESR_EL[1-3]	Read/Write
FAR_EL[1-3]	Read/Write
FPEXC32_EL2	Read/Write
HACR_EL2	Read Only
HCR_EL2	Read/Write
HPFAR_EL2	Read/Write
HSTR_EL2	Read/Write
ID_AA64PFR[0,1]_EL1	Read Only
ID_AA64DFR[0,1]_EL1	Read Only
ID_AA64ISAR[0,1]_EL1	Read Only
ID_AA64MMFR[0,1]_EL1	Read Only
ID_AA64PFR[0,1]_EL1	Read Only
ID_AFR0_EL1	Read Only
ID_DFR0_EL1	Read Only
ID_ISAR[0-5]_EL1	Read Only
ID_MMFR[0-4]_EL1	Read Only
ID_PFR[0,1]_EL1	Read Only
ISR_EL1	Read Only
MAIR_EL[1-3]	Read/Write
MPIDR_EL1	Read/Write
MVFR[0-2]_EL1	Read Only

Name	Access
PAR_EL1	Read/Write
REVIDR_EL1	Read/Write
RMR_EL3	Read/Write
RVBAR_EL3	Read/Write
SCTLR_EL[1-3]	Read/Write
SCR_EL3	Read/Write
TCR_EL[1-3]	Read/Write
TPIDRRO_EL0	Read/Write
TPIDR_EL[0-3]	Read/Write
TTBR0_EL[1-3]	Read/Write
TTBR1_EL1	Read/Write
VBAR_EL[1-3]	Read/Write
VMPIDR_EL2	Read/Write
VPIDR_EL2	Read/Write
VTTBR_EL2	Read/Write
VTCR_EL2	Read/Write

Table 1-6 Cortex-A55 AArch64 System registers (continued)

Cortex-A55 AArch64 PERF registers

Table 1-7 Cortex-A55 AArch64 PERF registers

Name	Access
PMCCFILTR_EL0	Read/Write
PMCCNTR_EL0	Read/Write
PMCEID[0,1]_EL0	Read Only
PMCNTENCLR_EL0	Read/Write
PMCNTENSET_EL0	Read/Write
PMCR_EL0	Read/Write
PMEVCNTR[0-5]_EL0	Read/Write
PMEVTYPER[0-5]_EL0	Read/Write
PMINTENCLR_EL1	Read/Write
PMINTENSET_EL1	Read/Write
PMOVSCLR_EL0	Read/Write
PMOVSSET_EL0	Read/Write
PMSELR_EL0	Read/Write
PMSWINC_EL0	Read Only
PMUSERENR_EL0	Read/Write
PMOVSR_EL0	Read/Write
PMXEVCNTR_EL0	Read/Write
PMXEVTYPER_EL0	Read/Write

Cortex-A55 Cluster AArch64 registers

Name	Access
CLUSTERACPSID_EL1	Read/Write
CLUSTERACTLR_EL1	Read/Write
CLUSTERBUSQOS_EL1	Read/Write
CLUSTERCFR_EL1	Read Only
CLUSTERIDR_EL1	Read/Write
CLUSTERL3HIT_EL1	Read/Write
CLUSTERL3MISS_EL1	Read/Write
CLUSTERPARTCR_EL1	Read/Write
CLUSTERPWRCTLR_EL1	Read/Write
CLUSTERPWRDN_EL1	Read Only
CLUSTERPWRSTAT_EL1	Read/Write
CLUSTERREVIDR_EL1	Read/Write
CLUSTERSTASHSID_EL1	Read/Write
CLUSTERTHREADSID_EL1	Read Only

Table 1-8 Cortex-A55 Cluster AArch64 registers

Cortex-A55 AArch32 Core registers

Table 1-9 Cortex-A55 AArch32 Core registers

Name	Access
ELR_hyp	Read/Write
R14_hyp	Read/Write
SPSR_hyp	Read/Write
SPSR_mon	Read/Write
SPSR_svc	Read/Write
R[0-15]	Read/Write
R[8-14]_fiq	Read/Write
R[8-14]_usr	Read/Write
R[13,14]_svc	Read/Write
R[13,14]_irq	Read/Write
R[13,14]_und	Read/Write
R[13,14]_abt	Read/Write
R[13,14]_mon	Read/Write
R13_hyp	Read/Write
CPSR32	Read/Write
CPSR_M	Read Only
SPSR_abt	Read/Write
SPSR_fiq	Read/Write
SPSR_irq	Read/Write
SPSR_und	Read/Write
SPSR32	Read/Write

Cortex-A55 AArch32 VFP/NEON registers

Table 1-10 Cortex-A55 AArch32 VFP/NEON registers

Name	Access
D[0-31]	Read/Write
FPSCR	Read/Write
FPSID	Read Only
MVFR[0,1]	Read Only
Q[0-15]	Read/Write
Cortex-A55 AArch32 Secure World registers

Name Access S CONTEXTIDR Read/Write S CSSELR Read/Write S_DACR Read/Write S_DFAR Read/Write Read/Write S DFSR S_ICC_CTLR Read/Write S_ICC_SRE Read/Write S IFAR Read/Write **MVBAR** Read/Write S_PAR Read/Write S_PRRR Read/Write Read/Write SCR S_TPIDRPRW Read/Write S_TPIDRURO Read/Write S TPIDRURW Read/Write S VBAR Read/Write Read/Write S SCTLR S_TTBR[0,1]_64 Read/Write S_PAR_64 Read/Write Read/Write S_TTBR[0,1] S_TTBCR Read/Write S_ACTLR Read/Write Read/Write SDCR Read/Write SDER

Table 1-11 Cortex-A55 AArch32 Secure World registers

Cortex-A55 AArch32 Normal World registers

Table 1-12 Cortex-A55 AArch32 Normal World registers

Name	Access
N_CONTEXTIDR	Read/Write
N_CSSELR	Read/Write
N_DACR	Read/Write
N_DFAR	Read/Write
N_DFSR	Read/Write
N_ICC_CTLR	Read/Write
N_ICC_SRE	Read/Write
N_IFAR	Read/Write
N_PAR	Read/Write
N_PAR_64	Read/Write
N_PRR	Read/Write
N_TPIDRPRW	Read/Write
N_TPIDRURO	Read/Write
N_TPIDRURW	Read/Write
N_VBAR	Read/Write
N_SCTLR	Read/Write
N_TTBR0	Read/Write
N_TTBR[0,1]_64	Read/Write
N_ACTLR	Read Only
N_TTBR1	Read/Write
N_TTBCR	Read/Write

Cortex-A55 AArch32 ID registers

Table 1-13 Cortex-A55 AArch32 ID registers

Name	Access
AIDR	Read Only
CCSIDR	Read Only
CLIDR	Read Only
CTR	Read Only
ID_AFR0	Read Only
ID_DFR0	Read Only
ID_ISAR0	Read Only
ID_ISAR1	Read Only
ID_ISAR2	Read Only
ID_ISAR3	Read Only
ID_ISAR4	Read Only
ID_ISAR5	Read Only
ID_MMFR0	Read Only
ID_MMFR1	Read Only
ID_MMFR2	Read Only
ID_MMFR3	Read Only
ID_MMFR4	Read Only
ID_PFR0	Read Only
ID_PFR1	Read Only
MIDR	Read Only
MPIDR	Read Only
REVIDR	Read/Write
TCMTR	Read Only
TLBTR	Read Only
CSSELR	Read/Write

Cortex-A55 AArch32 Control registers

Name	Access
ACTLR2	Read Only
ADFSR	Read Only
AIFSR	Read Only
CNTFRQ	Read/Write
CNTKCTL	Read/Write
CNTV_CTL	Read/Write
CNTV_CVAL	Read/Write
FCSEIDR	Read Only
FPEXC	Read/Write
HACTLR	Read/Write
HADFSR	Read Only
HAIFSR	Read Only
HDCR	Read/Write
HDFAR	Read/Write
HIFAR	Read/Write
HMAIR0	Read/Write
HMAIR1	Read/Write
HPFAR	Read/Write
HSR	Read/Write
HSTR	Read/Write
HTPIDR	Read/Write
HVBAR	Read/Write
ISR	Read Only
RVBAR	Read/Write
VMPIDR	Read/Write
VPIDR	Read/Write
CONTEXTIDR	Read/Write
DACR	Read/Write
DFAR	Read/Write
DFSR	Read/Write
PRRR	Read/Write
VBAR	Read/Write
SCTLR	Read/Write

Table 1-14 Cortex-A55 AArch32 Control registers

Name	Access
ACTLR	Read/Write
HSCTLR	Read/Write
HCR	Read/Write
HCR2	Read/Write
HTTBR	Read/Write
VTCR	Read/Write
VTTBR	Read/Write
HTCR	Read/Write
TTBR0	Read/Write
TTBR1	Read/Write
TTBCR	Read/Write
TTBR0_64	Read/Write
TTBR1_64	Read/Write
PAR_64	Read/Write

Table 1-14 Cortex-A55 AArch32 Control registers (continued)

Cortex-A55 AArch32 VA to PA registers

Table 1-15 Cortex-A55 AArch32 VA to PA registers

Name	Access
PAR	Read/Write

•

Cortex-A55 AArch32 PERF registers

Table 1-16 Cortex-A55 AArch32 PERF registers

Name	Access
PMCCFILTR	Read/Write
PMCCNTR	Read/Write
PMCEID[0-3]	Read Only
PMCNTENCLR	Read/Write
PMCNTENSET	Read/Write
PMCR	Read/Write
PMEVCNTR[0-5]	Read/Write
PMEVTYPER[0-5]	Read/Write
PMINTENCLR	Read/Write
PMINTENSET	Read/Write
PMOVSR	Read/Write
PMOVSSET	Read/Write
PMSELR	Read/Write
PMSWINC	Read Only
PMUSERENR	Read/Write
PMXEVTYPER	Read/Write
PMXEVCNTR	Read/Write

Cortex-A55 Cluster AArch32 registers

Name	Access
CLUSTERACPSID	Read/Write
CLUSTERACTLR	Read/Write
CLUSTERBUSQOS	Read/Write
CLUSTERCFR	Read/Write
CLUSTERIDR	Read/Write
CLUSTERL3HIT	Read/Write
CLUSTERL3MISS	Read/Write
CLUSTERPARTCR	Read/Write
CLUSTERPWRCTLR	Read/Write
CLUSTERPWRDN	Read/Write
CLUSTERPWRSTAT	Read/Write
CLUSTERREVIDR	Read/Write
CLUSTERSTASHSID	Read/Write
CLUSTERTHREADSID	Read/Write

Table 1-17 Cortex-A55 Cluster AArch32 registers

Cortex-A55 Cluster AArch32 PMU registers

Table 1-18 Cortex-A55 Cluster AArch32 PMU registers

Name	Access
CLUSTERPMCCNTR	Read/Write
CLUSTERPMCEID0	Read/Write
CLUSTERPMCEID1	Read/Write
CLUSTERPMCNTENSET	Read/Write
CLUSTERPMCR	Read/Write
CLUSTERPMOVSSET	Read/Write
CLUSTERPMXEVCNTR	Read/Write
CLUSTERPMXEVTYPER	Read/Write
CLUSTERPMMDCR	Read/Write

Cortex-A55 Cluster AArch64 PMU registers

Table 1-19	Cortex-A55 Cl	luster AArch64	PMU registers
------------	---------------	----------------	---------------

Name	Access
CLUSTERPMCCNTR_EL1	Read/Write
CLUSTERPMCEID0_EL1	Read Only
CLUSTERPMCEID1_EL1	Read Only
CLUSTERPMCNTENSET_EL1	Read/Write
CLUSTERPMCR_EL1	Read/Write
CLUSTERPMMDCR_EL3	Read/Write
CLUSTERPMXEVCNTR_EL1	Read Only
CLUSTERPMXEVTYPER_EL1	Read Only
CLUSTERPMCR_EL0	Read/Write
CLUSTERPMCNTENSET_EL0	Read/Write
CLUSTERPMCNTENCLR_EL0	Read/Write
CLUSTERPMOVSR_EL0	Read/Write
CLUSTERPMSELR_EL0	Read/Write
CLUSTERPMCEID[0,1]_EL0	Read Only
CLUSTERPMCCNTR_EL0	Read/Write
CLUSTERPMINTENSET_EL1	Read/Write
CLUSTERPMINTENCLR_EL1	Read/Write
CLUSTERPMOVSSET_EL0	Read/Write
CLUSTERPMXEVCNTR_EL0	Read/Write
CLUSTERPMXEVTYPER_EL0	Read/Write
CLUSTERPMEVCNTR[0-5]_EL0	Read/Write
CLUSTERPMEVTYPER[0-5]_EL0	Read/Write

Cortex-A55 External Debug registers

Table 1-20 Cortex-A55 External Debug registers

Name	Access
EDSCR	Read/Write

Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH32 registers

Table 1-21 Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH32 registers

Name	Access
ICC_AP0R0	Read/Write
ICC_BPR0	Read/Write
ICC_HPPIR0	Read Only
ICC_HPPIR1	Read Only
ICC_IAR0	Read Only
ICC_IAR1	Read Only
ICC_IGRPEN0	Read/Write
ICC_MCTLR	Read/Write
ICC_MGRPEN1	Read/Write
ICC_PMR	Read Only
ICC_RPR	Read Only
ICC_CTLR	Read/Write
ICC_SRE	Read/Write

Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH64 registers

Table 1-22 Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH64 registers

Name	Access
ICC_AP0R0_EL1	Read/Write
ICC_BPR0_EL1	Read/Write
ICC_CTLR_EL1	Read/Write
ICC_CTLR_EL3	Read/Write
ICC_HPPIR0_EL1	Read Only
ICC_HPPIR1_EL1	Read Only
ICC_IAR0_EL1	Read Only
ICC_IAR1_EL1	Read Only
ICC_IGRPEN0_EL1	Read/Write
ICC_IGRPEN1_EL3	Read/Write
ICC_PMR_EL1	Read Only
ICC_RPR_EL1	Read Only
N_ICC_SRE_EL1	Read/Write
S_ICC_SRE_EL1	Read/Write
ICC_SRE_EL[1-3]	Read/Write

Cortex-A55 GICv3 CPU Interface Hypervisor AARCH32 registers

Table 1-23 Cortex-A55 GICv3 CPU Interface Hypervisor AARCH32 registers

Name	Access
ICV_BPR0	Read/Write
ICV_BPR1	Read/Write
ICV_CTLR	Read/Write
ICV_HPPIR0	Read Only
ICV_HPPIR1	Read Only
ICV_IAR0	Read Only
ICV_IAR1	Read Only
ICV_IGRPEN0	Read/Write
ICV_IGRPEN1	Read/Write
ICV_PMR	Read/Write
ICV_RPR	Read Only

Cortex-A55 GICv3 CPU Interface Hypervisor AARCH64 registers

Name	Access
ICH_AP0R0_EL2	Read/Write
ICH_AP1R0_EL2	Read/Write
ICH_EISR_EL2	Read Only
ICH_HCR_EL2	Read/Write
ICH_LR0_EL2	Read/Write
ICH_LR1_EL2	Read/Write
ICH_MISR_EL2	Read Only
ICH_VMCR_EL2	Read/Write
ICH_VTR_EL2	Read Only

Table 1-24 Cortex-A55 GICv3 CPU Interface Hypervisor AARCH64 registers

Cortex-A55 GICv3 Virtual CPU Interface CPU/Virtual AARCH64 registers

Table 1-25 Cortex-A55 GICv3 Virtual CPU Interface CPU/Virtual AARCH64 registers

Name	Access
ICV_AP0R0_EL1	Read/Write
ICV_AP1R0_EL1	Read/Write
ICV_BPR0_EL1	Read/Write
ICV_BPR1_EL1	Read/Write
ICV_CTLR_EL1	Read/Write
ICV_HPPIR0_EL1	Read Only
ICV_HPPIR1_EL1	Read Only
ICV_IAR0_EL1	Read Only
ICV_IAR1_EL1	Read Only
ICV_IGRPEN0_EL1	Read/Write
ICV_PMR_EL1	Read/Write
ICV_RPR_EL1	Read Only

Cortex-A55 Jazelle registers

Table 1-26 Cortex-A55 Jazelle registers

Name	Access
JIDR	Read Only
JMCR	Read Only
JOSCR	Read Only

Cortex-A55 Internal State registers

Table 1-27 Cortex-A55 Internal State registers

Name	Access
EL3_REGISTER_WIDTH	Read Only
EL1_NONSECURE_CONFIGURATION	Read Only

1.5.1.2 Supported Cortex-A75 registers

Debug register writes to the following register groups, through the register view GUI or through CADI, are not supported in the following cases:

- All General Purpose registers
- SP_ELx (x can be 0-3 depending on the execution state)
- ELR_ELx (x can be 0-3 depending on the execution state)
- DLR_EL0

If debug register writes are not supported, an error message is displayed when a write is attempted. Other registers in the group may be writeable at that time.

To resolve this issue, stop at a point in the software where there is no implicit relationship between the register being written to and any other general purpose register. A relationship between registers may fit one of the following cases:

- Case 1: Registers deriving values from each other without change to either one. For example, stopping at mov x0, x1 does not allow you to write to x0 or x1. However, if the next instruction is to add x0, x0, #4, and you stop after this instruction, then the relationship is broken and you can debug write to either location.
- Case 2: Registers not being initialized. At such a point, all registers are related to the same default value and therefore are related to each other. Once a register has been given some value, you can debug write to it, except in cases that violate Case 1.

This section describes the following registers:

- Cortex-A75 AArch64 Core registers
- Cortex-A75 AArch64 System registers
- Cortex-A75 AArch64 PERF registers
- Cortex-A75 AArch64 RAS registers
- Cortex-A75 Cluster AArch64 registers
- Cortex-A75 AArch32_Core registers
- Cortex-A75 AArch32 VFP/NEON registers
- Cortex-A75 AArch32 Secure World registers
- Cortex-A75 AArch32 Normal World registers
- Cortex-A75 AArch32 ID registers
- Cortex-A75 AArch32 Control registers
- Cortex-A75 AArch32 VA to PA registers
- Cortex-A75 AArch32 PERF registers
- Cortex-A75 Cluster AArch32 registers
- Cortex-A75 Cluster AArch32 PMU registers
- Cortex-A75 Cluster AArch64 PMU registers
- Cortex-A75 GICv3 CPU Interface CPU/Virtual AARCH32 registers

- Cortex-A75 GICv3 CPU Interface CPU/Virtual AARCH64 registers
- Cortex-A75 GICv3 CPU Interface Hypervisor AARCH32 registers
- Cortex-A75 GICv3 CPU Interface Hypervisor AARCH64 registers
- Cortex-A75 Internal State registers

Cortex-A75 AArch64_Core registers

Name	Access
CurrentEL	Read/Write
DAIF	Read/Write
SPSR_abt	Read/Write
SPSR_fiq	Read/Write
SPSR_irq	Read/Write
SPSR_und	Read/Write
SPSel	Read Only
X0-X30	Read/Write
PC	Read/Write
SP_EL[0-3]	Read/Write
SP	Read/Write
ELR_EL[1-3]	Read/Write
ELR_zero	Read Only
ELR	Read/Write
CPSR_nodbg	Read/Write
DSPSR	Read/Write
CPSR	Read/Write
SPSR_EL[1-3]	Read/Write
SPSR	Read/Write
PC_MEMSPACE	Read Only

Table 1-28 Cortex-A75 AArch64_Core registers

Cortex-A75 AArch64 System registers

Table 1-29 Cortex-A75 AArch64 System registers

Name	Access
ACTLR_EL1	Read Only
ACTLR_EL[2,3]	Read/Write
AFSR[0,1]_EL[1-3]	Read Only
AIDR_EL1	Read Only
AMAIR_EL1	Read Only
CCSIDR_EL1	Read Only
CLIDR_EL1	Read Only
CNTKCTL_EL1	Read/Write
CNTVOFF_EL2	Read/Write

Name	Access
CONTEXTIDR_EL[1,2]	Read/Write
CPACR_EL1	Read/Write
CSSELR_EL1	Read Only
CTR_EL0	Read Only
DACR32_EL2	Read/Write
DCZID_EL0	Read Only
ESR_EL[1-3]	Read/Write
FAR_EL[1-3]	Read/Write
HACR_EL2	Read Only
HCR_EL2	Read/Write
HPFAR_EL2	Read/Write
ID_AA64AFR[0,1]_EL1	Read Only
ID_AA64DFR[0,1]_EL1	Read Only
ID_AA64ISAR[0,1]_EL1	Read Only
ID_AA64MMFR[0-2]_EL1	Read Only
ID_AA64PFR[0,1]_EL1	Read Only
ID_AFR0_EL1	Read Only
ID_DFR0_EL1	Read Only
ID_ISAR[0-5]_EL1	Read Only
ID_MMFR[0-4]_EL1	Read Only
ID_PFR[0,1]_EL1	Read Only
ISR_EL1	Read/Write
MAIR_EL[1-3]	Read/Write
MIDR_EL1	Read Only
MPIDR_EL1	Read Only
MVFR[0-2]_EL1	Read Only
PAR_EL1	Read/Write
REVIDR_EL1	Read Only
RMR_EL3	Read/Write
RVBAR_EL3	Read Only
SCR_EL3	Read/Write
SCTLR_EL[1-3]	Read/Write
TCR_EL[1-3]	Read/Write
TPIDRRO_EL0	Read/Write

Table 1-29 Cortex-A75 AArch64 System registers (continued)

Table 1-29	Cortex-A75	AArch64	Svstem	registers	(continued)
			0,000	regiotore	(continuou)

Name	Access
TPIDR_EL[0-3]	Read/Write
TTBR[0,1]_EL[1-3]	Read/Write
VBAR_EL[1-3]	Read/Write
VMPIDR_EL2	Read/Write
VPIDR_EL2	Read/Write
VTCR_EL2	Read/Write
VTTBR_EL2	Read/Write

Cortex-A75 AArch64 PERF registers

Table 1-30 Cortex-A75 AArch64 PERF registers

Name	Access
PMCEID[0,1]_EL0	Read Only
PMCR_EL0	Read/Write
PMCNTENSET_EL0	Read/Write
PMCNTENCLR_EL0	Read/Write
PMOVSSET_EL0	Read/Write
PMOVSCLR_EL0	Read/Write
PMSELR_EL0	Read/Write
PMCCNTR_EL0	Read/Write
PMEVTYPER[0-5]_EL0	Read/Write
PMCCFILTR_EL0	Read/Write
PMXEVTYPER_EL0	Read/Write
PMEVCNTR[0-5]_EL0	Read/Write
PMXEVCNTR_EL0	Read/Write
PMUSERENR_EL0	Read/Write
PMINTENSET_EL1	Read/Write
PMINTENCLR_EL1	Read/Write

Cortex-A75 AArch64 RAS registers

Name	Access
DISR_EL1	Read/Write
VDISR_EL2	Read/Write
VSESR_EL2	Read/Write

Table 1-31 Cortex-A75 AArch64 RAS registers

Cortex-A75 Cluster AArch64 registers

Table 1-32 Cortex-A75 Cluster AArch64 registers

Name	Access
CLUSTERACPSID_EL1	Read/Write
CLUSTERACTLR_EL1	Read/Write
CLUSTERBUSQOS_EL1	Read/Write
CLUSTERCFR_EL1	Read Only
CLUSTERIDR_EL1	Read/Write
CLUSTERL3HIT_EL1	Read/Write
CLUSTERL3MISS_EL1	Read/Write
CLUSTERPARTCR_EL1	Read/Write
CLUSTERPWRCTLR_EL1	Read/Write
CLUSTERPWRDN_EL1	Read Only
CLUSTERPWRSTAT_EL1	Read/Write
CLUSTERREVIDR_EL1	Read/Write
CLUSTERSTASHSID_EL1	Read/Write
CLUSTERTHREADSID_EL1	Read Only

Cortex-A75 AArch32_Core registers

Table 1-33 Cortex-A75 AArch32_Core registers

Name	Access
SPSR	Read/Write
R0-R14	Read/Write
R[8-14]_fiq	Read/Write
R[8-14]_usr	Read/Write
R[13, 14]_irq	Read/Write
R[13, 14]_svc	Read/Write
R[13, 14]_und	Read/Write
R[13, 14]_abt	Read/Write
R[13, 14]_mon	Read/Write
R13_hyp	Read/Write
R15	Read/Write
DSPSR32	Read/Write
CPSR32	Read/Write
CPSR_mode	Read Only
SPSR_svc	Read/Write
SPSR_irq	Read/Write
SPSR_fiq	Read/Write
SPSR_und	Read/Write
SPSR_abt	Read/Write
SPSR_mon	Read/Write
SPSR_hyp	Read/Write
SPSR32	Read/Write

Cortex-A75 AArch32 VFP/NEON registers

Table 1-34 Cortex-A75 AArch32 VFP/NEON registers

Name	Access
FPSID	Read Only
MVFR[0,1]	Read Only

Cortex-A75 AArch32 Secure World registers

Table 1-35 Cortex-A75 AArch32 Secure World registers

Name	Access
S_ADFSR	Read Only
S_AIFSR	Read Only
S_CONTEXTIDR	Read/Write
S_CSSELR	Read/Write
S_DACR	Read/Write
S_DFAR	Read/Write
S_DFSR	Read/Write
S_ICC_CTLR	Read/Write
S_ICC_SRE	Read/Write
S_IFAR	Read/Write
S_IFSR	Read/Write
MVBAR	Read/Write
S_NMRR	Read/Write
S_PAR	Read/Write
S_PRRR	Read/Write
SCR	Read/Write
SDER	Read/Write
S_TPIDRPRW	Read/Write
S_TPIDRURO	Read/Write
S_TPIDRURW	Read/Write
S_TTBCR	Read/Write
S_VBAR	Read/Write
S_SCTLR	Read/Write
S_ACTLR	Read/Write
S_TTBR0	Read/Write
S_TTBR1	Read/Write
S_TTBR0_64	Read/Write
S_TTBR1_64	Read/Write

Cortex-A75 AArch32 Normal World registers

Table 1-36 Cortex-A75 AArch32 Normal World registers

Name	Access
N_ADFSR	Read Only
N_AIFSR	Read Only
N_CONTEXTIDR	Read/Write
N_CSSELR	Read/Write
N_DACR	Read/Write
N_DFAR	Read/Write
N_DFSR	Read/Write
N_ICC_CTLR	Read/Write
N_ICC_SRE	Read/Write
N_IFAR	Read/Write
N_IFSR	Read/Write
N_NMRR	Read/Write
N_PAR	Read/Write
N_PRRR	Read/Write
N_TPIDRPRW	Read/Write
N_TPIDRURO	Read/Write
N_TPIDRURW	Read/Write
N_TTBCR	Read/Write
N_VBAR	Read/Write
N_SCTLR	Read/Write
N_ACTLR	Read/Write
N_TTBR0	Read/Write
N_TTBR1	Read/Write
N_TTBR0_64	Read/Write
N_TTBR1_64	Read/Write

Cortex-A75 AArch32 ID registers

Table 1-37 Cortex-A75 AArch32 ID registers

Name	Access
CSSELR	Read/Write
MIDR	Read Only
CTR	Read Only
TCMTR	Read Only
TLBTR	Read Only
MPIDR	Read Only
REVIDR	Read Only
ID_PFR[0,1]	Read Only
ID_DFR0	Read Only
ID_AFR0	Read Only
ID_MMFR[0-4]	Read Only
ID_ISAR[0-5	Read Only
CSSIDR	Read Only
CLIDR	Read Only
AIDR	Read Only
JIDR	Read Only
JOSCR	Read Only
JMCR	Read Only

Cortex-A75 AArch32 Control registers

Table 1-38 Cortex-A75 AArch32 Control registers

Name	Access
ACTLR	Read/Write
ACTLR2	Read Only
ADFSR	Read/Write
AIFSR	Read/Write
CNTFRQ	Read/Write
CNTKCTL	Read/Write
CNTVOFF	Read/Write
CNTV_CVAL	Read/Write
CONTEXTIDR	Read/Write
CPACR	Read/Write
DACR	Read/Write
DFSR	Read/Write
FCSEIDR	Read Only
HACTLR	Read/Write
HADFSR	Read Only
HAIFSR	Read Only
HCR	Read/Write
HDCR	Read/Write
HDFAR	Read/Write
HIFAR	Read/Write
HMAIR0	Read/Write
HMAIR1	Read/Write
HPFAR	Read/Write
HSCTLR	Read/Write
HSR	Read/Write
HTPIDR	Read/Write
HTCR	Read/Write
HTTBR	Read/Write
HVBAR	Read/Write
ISR	Read/Write
NSACR	Read/Write
NMRR	Read/Write
PRRR	Read/Write

Name	Access
SCR	Read/Write
SCTLR	Read/Write
RVBAR	Read Only
TPIDRPRW	Read/Write
TPIDRURO	Read/Write
TPIDRURW	Read/Write
TTBCR	Read/Write
TTBR[0,1]	Read/Write
TTBR[0,1]_64	Read/Write
VBAR	Read/Write
VPIDR	Read/Write
VTCR	Read/Write
VTTBR	Read/Write

Table 1-38 Cortex-A75 AArch32 Control registers (continued)

Cortex-A75 AArch32 VA to PA registers

Table 1-39 Cortex-A75 AArch32 VA to PA registers

Name	Access
PAR	Read/Write

Cortex-A75 AArch32 PERF registers

Name	Access
PMCEID[0-3]	Read Only
PMCNTENCLR	Read/Write
PMCNTENSET	Read/Write
PMCR	Read/Write
PMINTENCLR	Read/Write
PMINTENSET	Read/Write
PMOVSR	Read/Write
PMOVSSET	Read/Write
PMSELR	Read/Write
PMUSERENR	Read/Write

Table 1-40 Cortex-A75 AArch32 PERF registers

Cortex-A75 Cluster AArch32 registers

Table 1-41 Cortex-A75 Cluster AArch32 registers

Name	Access
CLUSTERACPSID	Read/Write
CLUSTERACTLR	Read/Write
CLUSTERBUSQOS	Read/Write
CLUSTERCFR	Read/Write
CLUSTERIDR	Read/Write
CLUSTERL3HIT	Read/Write
CLUSTERL3MISS	Read/Write
CLUSTERPARTCR	Read/Write
CLUSTERPWRCTLR	Read/Write
CLUSTERPWRDN	Read/Write
CLUSTERPWRSTAT	Read/Write
CLUSTERREVIDR	Read/Write
CLUSTERSTASHSID	Read/Write
CLUSTERTHREADSID	Read/Write

Cortex-A75 Cluster AArch32 PMU registers

Table 1-42 Cortex-A75 Cluster AArch32 PMU registers

Name	Access
CLUSTERPMCCNTR	Read/Write
CLUSTERPMCEID0	Read/Write
CLUSTERPMCEID1	Read/Write
CLUSTERPMCNTENSET	Read/Write
CLUSTERPMCR	Read/Write
CLUSTERPMOVSSET	Read/Write
CLUSTERPMXEVCNTR	Read/Write
CLUSTERPMXEVTYPER	Read/Write
PMEVCNTR0	Read/Write
PMEVCNTR1	Read/Write
PMEVCNTR2	Read/Write
PMEVCNTR3	Read/Write
PMEVCNTR4	Read/Write
PMEVCNTR5	Read/Write
CLUSTERPMMDCR	Read/Write

Cortex-A75 Cluster AArch64 PMU registers

Name	Access
CLUSTERPMCCNTR_EL1	Read/Write
CLUSTERPMCEID0_EL1	Read Only
CLUSTERPMCEID1_EL1	Read Only
CLUSTERPMCNTENSET_EL1	Read/Write
CLUSTERPMCR_EL1	Read/Write
CLUSTERPMMDCR_EL3	Read/Write
CLUSTERPMXEVCNTR_EL1	Read Only
CLUSTERPMXEVTYPER_EL1	Read Only
PMEVCNTR[0-5]_EL0	Read/Write
CLUSTERPMCR_EL0	Read/Write
CLUSTERPMCNTENSET_EL0	Read/Write
CLUSTERPMCNTENCLR_EL0	Read/Write
CLUSTERPMOVSR_EL0	Read/Write
CLUSTERPMSELR_EL0	Read/Write
CLUSTERPMCEID[0,1]_EL0	Read Only
CLUSTERPMCCNTR_EL0	Read/Write
CLUSTERPMINTENSET_EL1	Read/Write
CLUSTERPMINTENCLR_EL1	Read/Write
CLUSTERPMOVSSET_EL0	Read/Write
CLUSTERPMXEVCNTR_EL0	Read/Write
CLUSTERPMXEVTYPER_EL0	Read/Write
CLUSTERPMEVCNTR[0-5]_EL0	Read/Write
CLUSTERPMEVTYPER[0-5]_EL0	Read/Write

Table 1-43 Cortex-A75 Cluster AArch64 PMU registers

Cortex-A75 GICv3 CPU Interface CPU/Virtual AARCH32 registers

Table 1-44 Cortex-A75 GICv3 CPU Interface CPU/Virtual AARCH32 registers

Name	Access
ICC_AP0R0	Read/Write
ICC_BPR0	Read/Write
ICC_HPPIR0	Read Only
ICC_HPPIR1	Read Only
ICC_IAR0	Read Only
ICC_IAR1	Read Only
ICC_IGRPEN0	Read/Write
ICC_MCTLR	Read/Write
ICC_MGRPEN1	Read/Write
ICC_PMR	Read/Write
ICC_CTLR	Read/Write
ICC_SRE	Read/Write

Cortex-A75 GICv3 CPU Interface CPU/Virtual AARCH64 registers

Table 1-45 Cortex-A75 GICv3 CPU Interface CPU/Virtual AARCH64 registers

Name	Access
ICC_BPR0_EL1	Read/Write
N_ICC_CTLR_EL1	Read/Write
S_ICC_CTLR_EL1	Read/Write
ICC_CTLR_EL3	Read/Write
ICC_HPPIR0_EL1	Read Only
ICC_HPPIR1_EL1	Read Only
ICC_IAR0_EL1	Read Only
ICC_IAR1_EL1	Read Only
ICC_IGRPEN0_EL1	Read/Write
ICC_IGRPEN1_EL3	Read/Write
ICC_PMR_EL1	Read/Write
N_ICC_SRE_EL1	Read/Write
S_ICC_SRE_EL1	Read/Write
ICC_SRE_EL2	Read/Write
ICV_BPR0_EL1	Read/Write
ICV_BPR1_EL1	Read/Write
ICV_CTLR_EL1	Read/Write
ICV_HPPIR0_EL1	Read Only
ICV_HPPIR1_EL1	Read Only
ICV_IAR0_EL1	Read Only
ICV_IAR1_EL1	Read Only
ICV_IGRPEN0_EL1	Read/Write
ICV_PMR_EL1	Read/Write
ICV_RPR_EL1	Read Only
ICC_CTLR_EL1	Read/Write
ICC_SRE_EL1	Read/Write

Cortex-A75 GICv3 CPU Interface Hypervisor AARCH32 registers

Table 1-46 Cortex-A75 GICv3 CPU Interface Hypervisor AARCH32 registers

Name	Access
ICV_BPR0	Read/Write
ICV_BPR1	Read/Write
ICV_CTLR	Read/Write
ICV_HPPIR0	Read Only
ICV_HPPIR1	Read Only
ICV_IAR0	Read Only
ICV_IAR1	Read Only
ICV_IGRPEN0	Read/Write
ICV_IGRPEN1	Read/Write
ICV_PMR	Read/Write
ICV_RPR	Read Only

Cortex-A75 GICv3 CPU Interface Hypervisor AARCH64 registers

Table 1-47 Cortex-A75 GICv3 CPU Interface Hypervisor AARCH64 registers

Name	Access
ICH_AP0R0_EL2	Read/Write
ICH_AP1R0_EL2	Read/Write
ICH_EISR_EL2	Read Only
ICH_HCR_EL2	Read/Write
ICH_LR0_EL2	Read/Write
ICH_LR1_EL2	Read/Write
ICH_MISR_EL2	Read/Write
ICH_VMCR_EL2	Read/Write

Cortex-A75 Internal State registers

Table 1-48 Cortex-A75 Internal State registers

Name	Access
EL3_REGISTER_WIDTH	Read Only

1.5.2 Run to debug point

The "run to debug point" feature has been added to enhance Cycle Model debugging. The processor is a dual issue out-of -order completion machine. This means that while the processor is running it does not present a coherent programmer's view state; instructions in the pipeline may be in different execution states.

This feature forces the processor into a coherent state called "run to debug point". When debugging, the Cycle Model is brought to the debug point automatically whenever a software breakpoint is hit (including single stepping). However, if a hardware breakpoint is reached, or the system is advanced by cycles within SoC Designer, the Cycle Model can get to a non-debuggable state. In this event, the *run to debug point* advances the processor to the debug state. It does this by stalling the instruction within the decode stage and allowing all earlier instructions to complete. Once that has been accomplished, the Cycle Model causes the system to stop simulating.

The run to debug point is available as a context menu item (*Run to Debuggable Point*) for the component within SoC Designer Simulator. It is also available in the disassembler view.

1.5.3 Memory information

Each memory space of the Cycle Model represents a different view of memory using a page table. The processor supports two memory spaces, which are selectable using the Space: pull-down menu in the Memory view (see the *SoC Designer User Guide* (100996) for more information):

- **Physical Memory (secure)** Main memory space visible from the Memory view.
- Secure Monitor CPU virtual memory visible from the Memory view.
- Guest Uses the N_TTBR0, N_TTBR1, and N_TTBCR registers to translate from VA to PA. This space is active when (SCR.NS == 1) and (CPSR.M != HYP) and (CPSR.M != MON).

This component supports full system coherent memory views. Refer to the SoC Designer User Guide (100996) for details.

1.5.4 Disassembly view

SoC Designer Simulator supports a disassembly view of a program running on the Cycle Model. To display the disassembly view in the SoC Designer Simulator, right-click on the Cycle Model and select **View Disassembly...** from the context menu. Refer to the *SoC Designer User Guide* (100996) for more information.

1.6 Available profiling data

You can view Profiling data using the Profiling Manager, which is accessible via the Debug menu in the SoC Designer Simulator.

1.6.1 Hardware profiling

Hardware events are uniquely identified by their Event Number as defined in the *Technical Reference Manual* for your IP. The event names that appear in the Profiling Manager view are a concatenation of the event number and a shortened form of the event name. If architecture mnemonics have been defined by Arm then that name has been used; otherwise, a short form of the name has been created.

All PMU events supported by the hardware are supported by the Cycle Model; PMU events are disabled by default. The Cycle Model organizes PMU events into the following Streams:

- Instructions
- Pipeline
- I-Cache
- D-Cache
- L2-Cache
- L3-Cache
- Memory
- Bus
- SCU
- Microarchitecture
- Cycle

To review the supported events, in SoC Designer Simulator:

- 1. Click Profiling Manager to access the Profiling Manager dialog.
- 2. Select the row for the Stream Name whose events you want to review.
- 3. Click **Display**. The Profiling dialog for that Stream displays, which shows each event included in that stream group.

To customize your view, enable only the events you are interested in before running your simulation. For more information about using the Profiling Manager, see the *SoC Designer User Guide* (100996).

Note: PMU events should be enabled only after SYSCOREQ has been acknowledged on the SYSCOACK channel. Enabling the events prior to this may skew your PMU data by counting triggers during the reset sequence.

Third Party Software Acknowledgement

Arm acknowledges and thanks the respective owners for the following software that is used by our product:

• ELF (Executable and Linking Format) Tool Chain Product

Copyright (c) 2006, 2008-2015 Joseph Koshy

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PAR-TICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAM-AGE.