DynamIQ Cortex-A55 Cycle Model

Version 9.3.0

User Guide

Non-Confidential



Cortex-A55 Cycle Model User Guide

Copyright © 2017 Arm Limited. All rights reserved.

Release Information

The following changes have been made to this document.

Change History

| Date | Issue | Confidentiality | Change |
|-------------|---------|------------------|---------------------|
| May 2017 | 0902-00 | Non-Confidential | Release with v9.2.0 |
| August 2017 | 0903-00 | Non-Confidential | Release with v9.3.0 |

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any patents.

THIS DOCUMENT IS PROVIDED "AS IS". Arm PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version shall prevail.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement specifically covering this document with Arm, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms.

Words and logos marked with ® or ™ are registered trademarks or trademarks of Arm Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. You must follow the Arm trademark usage guidelines http://www.arm.com/about/trademarks/guidelines/index.php.

Copyright © Arm Limited or its affiliates. All rights reserved. Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.

In this document, where the term Arm is used to refer to the company it means "Arm or any of its subsidiaries as appropriate".

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Product Status

The information in this document is final, that is for a developed product.

Web Address

http://www.arm.com

Contents

Preface

| About This Guide | |
|---|----|
| Audience | |
| Conventions | |
| Further reading | |
| Glossary | |
| Chapter 1. | |
| Using the Cycle Model in SoC Designer | |
| Cycle Model Functionality | |
| Cortex-A55 Cycle Model functionality | |
| Supported Hardware Features | |
| Unsupported Hardware Features | |
| Restrictions and Limitations | |
| Features Additional to the Hardware | |
| Adding and Configuring the SoC Designer Component | |
| SoC Designer Component Files | |
| Adding the Cycle Model to the Component Library | |
| Adding the Component to the SoC Designer Canvas | |
| ESL Ports | |
| Available Component ESL Ports | |
| Reset Behavior and Ports | |
| Tied Pins | |
| Port Name and Polarity Differences | |
| Setting Component Parameters | |
| Debug Features | |
| Register Information | |
| Supported Cortex-A55 Registers | |
| Run To Debug Point | |
| Memory Information | |
| Disassembly View | |
| Available Profiling Data | 48 |
| Hardware Profiling | |

Preface

A Cycle Model component is a library developed from Arm intellectual property (IP) that is generated through Cycle Model StudioTM. The Cycle Model then can be used within a virtual platform tool, for example, SoC Designer.

About This Guide

This guide provides all the information needed to configure and use your Cycle Model in SoC Designer.

Audience

This guide is intended for experienced hardware and software developers who create components for use with SoC Designer. You should be familiar with the following products and technology:

- SoC Designer
- Hardware design verification
- Verilog or SystemVerilog programming language

Conventions

This guide uses the following conventions:

| Convention | Description | Example |
|-----------------|--|--|
| courier | Commands, functions, variables, routines, and code examples that are set apart from ordinary text. | <pre>sparseMem_t SparseMemCreate- New();</pre> |
| italic | New or unusual words or phrases appearing for the first time. | Transactors provide the entry and exit points for data |
| bold | Action that the user performs. | Click Close to close the dialog. |
| <text></text> | Values that you fill in, or that the system automatically supplies. | <pre><platform>/ represents the name of vari- ous platforms.</platform></pre> |
| [text] | Square brackets [] indicate optional text. | <pre>\$CARBON_HOME/bin/modelstudio [<filename>]</filename></pre> |
| [text1 text2] | The vertical bar indicates "OR," meaning that you can supply text1 or text 2. | <pre>\$CARBON_HOME/bin/modelstudio [<name>.symtab.db <name>.ccfg]</name></name></pre> |

Also note the following references:

- References to C code implicitly apply to C++ as well.
- File names ending in .cc, .cpp, or .cxx indicate a C++ source file.

Further reading

The following publication provides information that relates directly to SoC Designer:

• SoC Designer User Guide

The following publications provide reference information about Arm® products:

- Arm Architecture Reference Manual Armv8, for Armv8-A architecture profile
- AMBA AXI and ACE Protocol Specification, Issue E
- Large Physical Address Extensions Specification (Arm Architecture Group)

See http://infocenter.arm.com/help/index.jsp for access to Arm documentation.

The following publications provide additional information on simulation:

- IEEE 1666TM SystemC Language Reference Manual, (IEEE Standards Association)
- SPIRIT User Guide, Revision 1.2, SPIRIT Consortium.

Glossary

| AMBA | Advanced Microcontroller Bus Architecture. The Arm open standard on-chip bus specification that describes a strategy for the interconnection and management of functional blocks that make up a System-on-Chip (SoC). |
|-----------------------|---|
| AHB | Advanced High-performance Bus. A bus protocol with a fixed pipeline between address/control and data phases. It only supports a subset of the functionality provided by the AMBA AXI protocol. |
| APB | Advanced Peripheral Bus. A simpler bus protocol than AXI and AHB. It is designed for use with ancillary or general-purpose peripherals such as timers, interrupt controllers, UARTs, and I/O ports. |
| AXI | Advanced eXtensible Interface. A bus protocol that is targeted at high performance, high clock frequency system designs and includes a number of features that make it very suitable for high speed sub-micron interconnect. |
| Cycle Model | A software object created by the Cycle Model Studio from an RTL design. The Cycle Model contains a cycle- and register-accurate Cycle Model of the hardware design. |
| Cycle Model Studio | Graphical tool for generating, validating, and executing hardware-accurate software models. It creates a Cycle Model, and it also takes a Cycle Model as input and generates a component that can be used in SoC Designer, Platform Architect, or Accellera SystemC for simulation. |
| CASI | ESL API Simulation Interface, is based on the SystemC communication library and manages the interconnection of components and communication between components. |
| CADI | ESL API Debug Interface, enables reading and writing memory and register values and also provides the interface to external debuggers. |
| CAPI | ESL API Profiling Interface, enables collecting historical data from a component and displaying the results in various formats. |
| Component | Building blocks used to create simulated systems. Components are connected together with unidirectional transaction-level or signal-level connections. |
| ESL | Electronic System Level. A type of design and verification methodology that models the behavior of an entire system using a high-level language such as C or C++. |
| HDL | Hardware Description Language. A language for formal description of electronic circuits, for example, Verilog. |
| RTL | Register Transfer Level. A high-level hardware description language (HDL) for defining digital circuits. |
| SoC Designer | A high-performance, cycle accurate simulation framework which is targeted at System-on-a-Chip hardware and software debug as well as architectural exploration. |
| SystemC | SystemC is a single, unified design and verification language that enables verification at the system level, independent of any detailed hardware and software implementation, as well as enabling co-verification with RTL design. |
| Transactor | Transaction adaptors. You add transactors to your component to connect your component directly to transaction level interface ports for your particular platform. |

Chapter 1

Using the Cycle Model in SoC Designer

This chapter describes the functionality of the Cycle Model component, and how to use it in SoC Designer. It contains the following sections:

- Cycle Model Functionality
- Adding and Configuring the SoC Designer Component
- ESL Ports
- Setting Component Parameters
- Debug Features
- Available Profiling Data

1.1 Cycle Model Functionality

In the multiprocessor configuration, up to eight processors are available in a cache-coherent cluster, under the control of a Snoop Control Unit (SCU), which maintains L1, L2 and L3 data cache coherency.

This section provides a summary of the functionality of the Cycle Model compared to that of the hardware, and the performance and accuracy of the Cycle Model:

- Cortex-A55 Cycle Model functionality
- Restrictions and Limitations
- Features Additional to the Hardware

1.1.1 Cortex-A55 Cycle Model functionality

This section describes:

- Supported Hardware Features
- Unsupported Hardware Features

1.1.1.1 Supported Hardware Features

The Cortex-A55 Cycle Model supports:

- Up to eight processors.
- The AArch32 and AArch64 versions of the Armv8.2-A architecture instruction set.
- Optional support for Armv8.4 DOT PRODUCT instructions.
- Harvard Level 1 (L1) memory system with a Memory Management Unit (MMU).
- Level 2 (L2) and Level 3 (L3) memory system providing multiprocessor memory coherency, optionally including an L2 cache.
- Per-core Generic Interrupt Controllers (GICs).
- A generic 64-bit timer per processor.
- Support for AMBA 4.0 AXI Coherency Extension (ACE).
- Variable ICache/DCache sizes.
- VFP Floating Point.
- Neon Advanced SIMD.
- Cryptography Engine.
- Optional AMBA 4.0 AXI Peripheral port.
- Hardware profiling.

1.1.1.2 Unsupported Hardware Features

The following features of the hardware are *not* implemented in the Cortex-A55 Cycle Model:

- Asynchronous bridge on L2 to L3 coherent interface for all cores cannot be excluded.
- Number of little cores can not be set to an odd number.
- CHI bus interface.
- Master data width can not be set to 256.
- ACP.
- SCU cache protection.
- Legacy v7 debug map.
- Embedded Logic Analyzer (ELA).
- Arm Processor Optimization Pack (POP) RAMs.
- Cortex-A55 L2 cache can not be disabled.
- L2 cache is not configurable per-core. All cores must be set to the same value.
- CPU cache protection.
- The registers listed in "Register Information" on page 27 are available to be read/written via debug transactions for example, in the SoC Designer Registers window.

The functionality of all registers, however, does exist and can be accessed by software running on the virtual platform.

1.1.2 Restrictions and Limitations

Be aware of the following limitations with this release of your Cycle Model:

- Semihosting is not supported.
- Instruction single-step is not supported.
- Software profiling is not supported.
- Memory views do not include cache content.

1.1.3 Features Additional to the Hardware

The following features that are implemented in the Cycle Model do not exist in the hardware. These features have been added to the Cycle Model for enhanced usability.

- Support for positive- and negative-level *irq*, *virq*, *fiq*, and *vfiq* signals. This is configurable using the *negLogic* parameter (see Table 1-3 on page 20).
- The "run to debug point" feature has been added. This feature forces the debugger to advance the processor to the debug state instead of having the Cycle Model get into a non-debuggable state. See "Run To Debug Point" on page 47 for more information.
- Waveform dumping using the waveform-related parameters described in Table 1-3 on page 20.

- Support for viewing memory spaces (see "Memory Information" on page 47).
- Support for viewing disassembly data (see "Disassembly View" on page 47).

1.2 Adding and Configuring the SoC Designer Component

The SoC Designer User Guide (Arm 100996) describes how to use the component. See that guide for more information.

- SoC Designer Component Files
- Adding the Cycle Model to the Component Library
- Adding the Component to the SoC Designer Canvas

1.2.1 SoC Designer Component Files

The component files are the final output from the Cycle Model Studio compile and are the input to SoC Designer. There are two versions of the component; an optimized *release* version for normal operation, and a *debug* version.

On Linux, the *debug* version of the component is compiled without optimizations and includes debug symbols for use with gdb. The *release* version is compiled without debug information and is optimized for performance.

On Windows, the *debug* version of the component is compiled referencing the debug runtime libraries so it can be linked with the debug version of SoC Designer. The *release* version is compiled referencing the release runtime library. Both release and debug versions generate debug symbols for use with the Visual C++ debugger on Windows.

The provided component files are listed in Table 1-1 below:

Table 1-1 SoC Designer Component Files

| Platform | File | Description |
|----------|---|-------------------------------------|
| Linux | maxlib.lib <model_name>.conf</model_name> | SoC Designer configuration file |
| | lib <component_name>.mx.so</component_name> | SoC Designer component runtime file |
| | lib <component_name>.mx_DBG.so</component_name> | SoC Designer component debug file |
| | | |
| Windows | maxlib.lib <model_name>.windows.conf</model_name> | SoC Designer configuration file |
| | lib <component_name>.mx.dll</component_name> | SoC Designer component runtime file |
| | lib <component_name>.mx_DBG.dll</component_name> | SoC Designer component debug file |
| | | |

Additionally, this User Guide PDF file is provided with the component.

1.2.2 Adding the Cycle Model to the Component Library

The compiled Cycle Model component is provided as a configuration file (.conf). To make the component available in the Component Window in SoC Designer Canvas, use SoC Designer Canvas.

For more information on SoC Designer Canvas, see the SoC Designer *User Guide* (Arm 100996).

1.2.3 Adding the Component to the SoC Designer Canvas

Locate the component in the *Component Window* and drag it out to the Canvas. Depending on your configuration, ports may differ slightly from those listed in Table 1-2 (see "Available Component ESL Ports" on page 17).

1.3 ESL Ports

This section describes the differences between the hardware pins and those on the Cycle Model. Certain hardware pins have been converted to init-time Cycle Model parameters.

- Available Component ESL Ports
- Reset Behavior and Ports
- **Tied Pins**
- Port Name and Polarity Differences

1.3.1 Available Component ESL Ports

Table 1-2 describes the Cycle Model transactors and special pins that are exposed in SoC Designer. See the corresponding *Technical Reference Manual* for information.

Most ESL component port values can be set using a component parameter. In these cases, the parameter value is used whenever the ESL port is not connected. If the port is connected, the connection value takes precedence over the parameter value.

Table 1-2 ESL Component Ports

| ESL Port | Description | Туре |
|-------------------------------------|--|----------------------|
| ACE5_Master_M0 | ACE Master S2T when configured in ACE mode. | Transactor Master |
| ACE_Lite_ACE5Lite_Master_Peripheral | Master S2T when configured in ACE Lite mode. | Transactor Master |
| ATCLK | The clock for the ATB trace bus output from the cluster. | Clock Slave |
| AXI4Stream_master_PROCESSOR | AXI4 Stream Master Inteface. | Transactor Master |
| AXI4Stream_slave_DISTRIBUTOR | AXI4 Stream Slave Interface. | Transactor Slave |
| CORECLK[0-3] | The per-core clock for all CPU logic including Level 1 and Level 2 caches. | Clock Slave |
| extSemi_ <model>_cpu0</model> | Semihosting is not supported with this release of your Cycle Model. | Transactor Master |
| extSemi_ <model>_cpu1</model> | | Transactor Master |
| extSemi_ <model>_cpu2</model> | | Transactor Master |
| extSemi_ <model>_cpu3</model> | | Transactor Master |
| GICCLK | Clock for the GIC interface. | Clock Slave |
| PCLK | Clock for the debug APB interface. | Clock Slave |

Table 1-2 ESL Component Ports (continued)

| ESL Port | Description | Туре |
|-----------|--|-------------|
| PERIPHCLK | Clock for the timers, power management, and other miscellaneous logic. | Clock Slave |
| SCLK | Clock for the SCU/L3 and the AMBA interface. | Clock Slave |
| clk-in | This port is used internally. Leave unconnected. | Clock Slave |

1.3.2 Reset Behavior and Ports

The Cycle Model is reset internally each time SoC Designer Simulator is initialized. This behavior is standard and can not be changed. To view the internal reset sequence, set the *Align Waveforms* parameter to False (see Setting Component Parameters), and this data appears in the waveform.

At simulation time zero and while simulation is running, you can generate a reset sequence. To do so, drive the reset pins on the component using external signals (for example, using the MxSigDriver component).

For information about reset pin names, bit ordering (for multiple cores), and required reset sequence, refer to the *Technical Reference Manual* for your IP.

1.3.3 Tied Pins

Certain pins in the hardware have been either tied or disconnected in the Cycle Model for performance reasons. These include:

- DBGEN (tied high)
- DFTCGEN: (tied low)
- DFTRSTDISABLE tied to 00 (2 bits)
- DFTRAMHOLD: (tied low)
- DFTMCPHOLD: (tied low)
- DFTCORECLKDISABLE: (tied low)
- NIDEN (tied high)
- SPIDEN (tied high)
- SPNIDEN (tied high)
- nMBISTRESET (tied high)
- MBISTREQ (tied low)

1.3.4 Port Name and Polarity Differences

The following ports are named differently than their counterparts in the RTL; ports in the RTL that begin with the prefix nCNT* are called CNT* in the Cycle Model:

- nCNTHPIRQ
- nCNTPNSIRQ
- nCNTPSIRQ
- nCNTVIRQ
- nCNTHVIRQ

In addition, these ports are Active Low in the RTL, but Active High in the Cycle Model. You can use the Cycle Model parameter negLogic to invert the polarity of these ports if necessary.

1.4 Setting Component Parameters

You can change the settings of all the component parameters in SoC Designer Canvas, and of some of the parameters in SoC Designer Simulator.

To modify the component's parameters:

- 1. In the Canvas, right-click on the component and select **Edit Parameters...**. You can also double-click the component. The *Edit Parameters* dialog box appears.
 - The list of available parameters will be slightly different depending on the settings that you enabled in the configuration.
- 2. In the *Parameters* window, double-click the **Value** field of the parameter that you want to modify.
- 3. If it is a text field, type a new value in the *Value* field. If a menu choice is offered, select the desired option.

The component parameters are described in Table 1-3.

Table 1-3 Component Parameters

| Name | Description | Allowed Values | Default Value | Init/ Runtime |
|---|--|-------------------------------------|------------------|------------------|
| AA64nAA32 | Determines whether processor boots in 32-bit or 64-bit mode. | 0 – Boots processor in 32-bit mode. | 0 | Init |
| | | 1 – Boots processor in 64-bit mode. | | |
| ACE5_Master_M0 Enable Debug Messages | Enable or disable ACE_master port debug. | true, false | false | Runtime |
| ACE5_Master_M0 Protocol Variant | Variant of the ACE protocol to use on ACE_master_M0, | ACE | ACE | Init |
| ACE_Lite_ACE5_Lite_ Master_Peripheral Enable Debug Messages | Enables port debug on ACE_Lite_ACE5_Lite_Master | true, false | false | Runtime |
| ACE_Lite_ACE5_Lite_ Master_Peripheral Protocol Variant | Variant of the ACE protocol to use on ACE_Lite_ACE5_Lite_Master_Perip heral. | ACE_Lite | ACE_Lite | Init |
| ACLKENM | ACE Master Input Clock Enable. | 0, 1 | 1 | Runtime |
| ACLKENMP | AXI Master peripheral port enable. | 0, 1 | 1 | Runtime |
| ACVMIDEXTM0[3:0] | Additional VMID bits for DVM messages. | 0x0 - 0xF | 0 | Runtime |
| ACWAKEUPM0 | ACE snoop activity indicator. | 0, 1 | 0 | Runtime |
| AENDMP | End address for peripheral port address range. | 0x100000 - 0x7FFFFFFFFF | 0xd31000 00 | Init |
| AFVALIDMx | Fifo flush request. This signal is part of the ATB interface. | 0, 1 | 0 | Runtime |

Table 1-3 Component Parameters (continued)

| Name | Description | Allowed Values | Default Value | Init/ Runtime |
|---|---|---|------------------|------------------|
| Align Waveforms | When set to <i>true</i> , waveforms dumped by the component are aligned with the SoC Designer simulation time. The reset sequence, however, is not included in the dumped data. When set to <i>false</i> , the reset sequence is dumped to the waveform data, however, the component time is not aligned with SoC Designer time. | true, false | true | Init |
| ARM CycleModels DB Path | Sets the directory path to the database file. | Not Used | empty | Init |
| ASTARTMP | Start address for peripheral port address range. | 0x100000 - 0x7FFFFFFFFF | 0xd30000 00 | Init |
| ATCLKQREQn | Indicates that the clock controller wants to gate the clock (active low). This signal is synchronised into the ATCLK domain before use. | 0, 1 | true | Init |
| ATREADYMx | ATB device ready. | 0, 1 | 0 | Runtime |
| AXI4Stream_master_ PROCESSOR Enable Debug Messages | Enables port debug on AXI4Stream_master_PROCESSOR. | true, false | false | Runtime |
| AXI4Stream_slave_ DISTRIBUTOR Enable Debug Messages | Enables port debug on AXI4Stream_slave_DISTRIBUTOR. | true, false | false | Runtime |
| BROADCASTCACHE- MAINT | Enable broadcasting of cache maintenance operations to downstream caches. | 0 — Cache maintenance operations are not broadcast to downstream caches 1 — Cache maintenance operations are broadcast to downstream caches. | False | Init |
| BROADCASTCACHE- MAINTPOU | Enable broadcasting of cache maintenance operations to the point of unification. | 0 — Cache maintenance operations DCC-MVAU and DC CVAU are not broadcast to other clusters. This is more efficient if all other clusters are Arm Cortex processors. 1 = Cache maintenance operations DCCMVAU and DC CVAU are broadcast to other clusters. | False | Init |

Table 1-3 Component Parameters (continued)

| Name | Description | Allowed Values | Default Value | Init/ Runtime |
|------------------|--|---|------------------|------------------|
| BROADCASTOUTER | Enable broadcasting of Shareable transactions. | O — Shareable transactions are not broadcast externally. 1 — Shareable transactions are broadcast externally. | False | Init |
| BROADCASTPERSIST | Enable broadcasting of cache clean to the point of persistence operations. | 0 — DC CVAP instructions are treated the same as DC CVAC 1 — DC CVVAP instructions sent as a clean to the point of persistence transaction externally. | False | Init |
| CFGEND | Endianess configuration. 1-bit wide for UP, 4 bits wide for MP. Automatically kept in sync with CFGENDn. | integer | 0 | Init |
| CFGTE | Default exception handling state (Arm/Thumb). 1-bit wide for UP, 4 bits wide for MP. Automatically kept in sync with CFGTEn. | integer | 0 | Init |
| CLUSTERIDAFF2 | Value read in ClusterID Affinity Level-2 field, MPIDR bits[23:16]. | 0x0 - 0x7F | 0 | Init |
| CLUSTERIDAFF3 | Value read in ClusterID Affinity Level-3 field, MPIDR bits[39:32]. | 0x0 - 0x7F | 0 | Init |
| CLUSTERPREQ | Indicates that the power controller wants the cluster to move to a new power state. This signal is synchronised into multiple clock domains before use. | 0, 1 | 0 | Runtime |
| CLUSTERPSTATE | Power state that the power controller wishes the cluster to move to. This signal is synchronised into the SCLK domain before use. | 0x0 - 0x3F | 0x48 | Init |
| CNTCLKEN | Counter clock enable. This clock enable must be inserted one cycle before the CNTVALUEB bus. | 0, 1 | 1 | Runtime |
| COREPREQx | Indicates that the power controller wants the referenced CPU to move to a new power state. This signal is synchronised into the PERIPHCLK domain before use. | 0, 1 | 0 | Runtime |

Table 1-3 Component Parameters (continued)

| Name | Description | Allowed Values | Default Value | Init/ Runtime |
|---------------------------------|---|------------------|------------------|------------------|
| COREPSTATEx | Power state that the power controller wishes the CPU to move to. This signal is synchronised into the PERIPH-CLK domain before use. | 0x0 - 0x1F | 0x8 | Init |
| CRYPTODISABLE | Disables the Cryptographic Extensions. | true, false | false | Init |
| DBGCONNECTED | A debugger is connected and so the DebugBlock should be accessed on boot. This signal is synchronised into the PCLK domain before use. | 0, 1 | 0 | Runtime |
| Dump Waveforms | Whether SoC Designer dumps waveforms for this component. | bool | false | Runtime |
| Enable Debug Messages | Whether debug messages are logged for the component. | bool | false | Runtime |
| Enable Fast Application Load | Controls fast debug access for application load. "True" setting loads multiple bytes at a time; "False" setting loads 1 byte at a time. | true/false | true | Init |
| EVENTIREQ | Event input request for processor wake-up from WFE state. | true, false | false | Runtime |
| EVENTOACK | Event output request acknowledge. | true, false | false | Runtime |
| Fast Application Load Support | Identifies that the component supports fast debug access for application load. | Not configurable | Yes | N/A |
| GICCDISABLE | Disables the GIC CPU interface logic and routes the legacy nIRQ, nFIQ, nVIRQ, and nVFIQ. Required to enable use of non-Arm interrupt controllers. | 0, 1 | 0 | Init |
| GICCLKQREQn | Indicates that the clock controller wants the gate the clock (active low). This signal is synchronised into the GICCLK domain before use. | true, false | true | Init |
| IRITWAKEUP | AXI4 stream protocol activity indicator. | 0, 1 | 0 | Runtime |

Table 1-3 Component Parameters (continued)

| Name | Description | Allowed Values | Default Value | Init/ Runtime |
|----------------|---|----------------|------------------|------------------|
| negLogic | If set to 1, inverts the values of the following ports (these ports are Active High by default): • fiq • irq • virq • vfiq • CNTHPIRQ • CNTPNSIRQ • CNTPSIRQ • CNTVIRQ | bool | false | Runtime |
| PADDRDC | APB address. | 0x4 - 0x7FFFF | 0 | Runtime |
| PCLKQREQn | Indicates that the clock controller wants the gate the clock (active low). This signal is synchronised into the PCLK domain before use. | true, false | true | Init |
| PENABLEDC | APB transfer complete flag. | 0, 1 | 0 | Runtime |
| PMUSNAPSHOTREQ | Request for a snapshot of the PMU counters. This signal is synchronised into the PERIPHCLK domain before use. | 0, 1 | 0 | Runtime |
| PREADYCD | APB slave ready, used to extend a transfer. | 0, 1 | 0 | Runtime |
| PSELDC | DebugBlock to Cluster bus access. | 0, 1 | 0 | Runtime |
| PSLVERRCD | APB slave transfer error. | 0, 1 | 0 | Runtime |
| PWAKEUPDC | APB activity indicator. | 0, 1 | 0 | Runtime |
| PWDATADC | APB write data. | 0x0 - 0xFFFF | 0 | Runtime |
| PWRITEDC | APB read/write indicator. | 0x0 - 0xFFFF | 0 | Runtime |
| RREADYS | Read data ready. | 0, 1 | 0 | Runtime |
| RVBARADDR[0-3] | Reset Vector Base Address for executing in 64-bit state. Width depends on the widest PA of connected cores. | integer | 0 | Init |
| SCLKQREQn | Indicates that the clock controller wants the gate the clock (active low). This signal is synchronised into the SCLK domain before use. | true, false | true | Init |
| SYNCREQM[0-3] | ETM Signal. Synchronization request from trace sink. | 0, 1 | 0 | Runtime |
| SYSCOACKM0 | The system may send snoops to the cluster. | 0, 1 | 0 | Runtime |

Table 1-3 Component Parameters (continued)

| Name | Description | Allowed Values | Default Value | Init/ Runtime |
|----------------------------|---|------------------------------|--|------------------|
| TSCLKEN | Timestamp clock enable. This clock enable is pipelined inside the processor and must be inserted one cycle before the TSVALUEB bus. | 0, 1 | 0 | Runtime |
| TSVALUEB | Timestamp in binary encoding. | 0x0 - 0xFFFFFFFF | 0 | Runtime |
| VINITHI | Use high vector addresses. 1-bit wide for UP, 4 bits wide for MP. Automatically kept in sync with VINITHI <i>n</i> . | integer | 0 | Init |
| Waveform File ¹ | Name of the waveform file. | string | arm_cm_ <cycle_m odel>.vcd</cycle_m | Init |
| Waveform Format | The format of the waveform dump file. | VCD, FSDB | VCD | Init |
| Waveform Timescale | Sets the timescale to be used in the waveform. | Many values in drop- down | 1 ns | Init |

^{1.} When enabled, SoC Designer writes accumulated waveforms to the waveform file in the following situations: when the waveform buffer fills, when validation is paused and when validation finishes, and at the end of each validation run.

1.5 Debug Features

The Cycle Model has a debug interface (CADI) that allows the user to view, manipulate, and control the registers and memory. You can access a view in SoC Designer by right-clicking on the Cycle Model and choosing the appropriate menu entry.

The following topics are discussed in this section:

- Register Information
- Run To Debug Point
- Memory Information
- Disassembly View

1.5.1 Register Information

This section describes the registers supported with this release. For detailed descriptions of these registers, refer to the *Arm Technical Reference Manual* for your IP, or the *Arm Architecture Reference Manual Armv8* (for Armv8-A architecture profile).

Note: Registers are accurate only at debuggable points. While SoC Designer grays out the register view when the processor is not at a debuggable point, values are still visible. Due to the speculative nature of the processor pipeline, these values are not guaranteed to be accurate.

In general, you can write to a register only at a debuggable point. If a value is deposited at any other point, it may not be correctly propagated.

This section includes the following subsections:

Supported Cortex-A55 Registers

1.5.1.1 Supported Cortex-A55 Registers

This section describes the Cortex-A55 registers:

- Cortex-A55 AArch64_Core Registers
- Cortex-A55 AArch64 AdvSIMD Registers
- Cortex-A55 AArch64 System Registers
- Cortex-A55 AArch64 PERF Registers
- Cortex-A55 Cluster AArch64 Registers
- Cortex-A55 AArch32 Core Registers
- Cortex-A55 AArch32 VFP/NEON Registers
- Cortex-A55 AArch32 Secure World Registers
- Cortex-A55 AArch32 Normal World Registers
- Cortex-A55 AArch32 ID Registers
- Cortex-A55 AArch32 Control Registers
- Cortex-A55 AArch32 VA to PA Registers
- Cortex-A55 AArch32 PERF Registers
- Cortex-A55 Cluster AArch32 Registers
- Cortex-A55 Cluster AArch32 PMU Registers
- Cortex-A55 Cluster AArch64 PMU Registers
- Cortex-A55 External Debug Registers
- Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH32 Registers
- Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH64 Registers
- Cortex-A55 GICv3 CPU Interface Hypervisor AARCH32 Registers
- Cortex-A55 GICv3 CPU Interface Hypervisor AARCH64 Registers
- Cortex-A55 GICv3 Virtual CPU Interface CPU/Virtual AARCH64 Registers
- Cortex-A55 Jazelle Registers
- Cortex-A55 Internal State Registers

Cortex-A55 AArch64_Core Registers

Table 1-4 Cortex-A55 AArch64 Core Registers

| Name | Access |
|--------------|------------|
| CurrentEL | Read/Write |
| DAIF | Read/Write |
| NZCV | Read/Write |
| SPSR_EL[1-3] | Read/Write |
| SPSR_abt | Read/Write |
| SPSR_fiq | Read/Write |
| SPSR_irq | Read/Write |
| SPSR_und | Read/Write |
| SPSel | Read/Write |
| X[0-30] | Read/Write |
| SP_EL[0-3] | Read/Write |
| SP | Read/Write |
| ELR_EL[1-3] | Read/Write |
| ELR_zero | Read Only |
| ELR | Read/Write |
| CPSR | Read/Write |
| PC_MEMSPACE | Read/Write |

Cortex-A55 AArch64 AdvSIMD Registers

Table 1-5 Cortex-A55 AArch64 AdvSIMD Registers

| Name | Access |
|------|------------|
| FPCR | Read/Write |
| FPSR | Read/Write |

Cortex-A55 AArch64 System Registers

Table 1-6 Cortex-A55 AArch64 System Registers

| Name | Access |
|----------------------|------------|
| ACTLR_EL1 | Read Only |
| ACTLR_EL[2,3] | Read/Write |
| AFSR[0,1]_EL[1-3] | Read Only |
| AIDR_EL1 | Read Only |
| AMAIR_EL1 | Read Only |
| CCSIDR_EL1 | Read Only |
| CLIDR_EL1 | Read Only |
| CONTEXTIDR_EL[1,2] | Read/Write |
| CPUECTLR_EL1 | Read/Write |
| CTR_EL0 | Read Only |
| DACR32_EL2 | Read/Write |
| DCZID_EL0 | Read Only |
| ESR_EL[1-3] | Read/Write |
| FAR_EL[1-3] | Read/Write |
| FPEXC32_EL2 | Read/Write |
| HACR_EL2 | Read Only |
| HCR_EL2 | Read/Write |
| HPFAR_EL2 | Read/Write |
| HSTR_EL2 | Read/Write |
| ID_AA64PFR[0,1]_EL1 | Read Only |
| ID_AA64DFR[0,1]_EL1 | Read Only |
| ID_AA64ISAR[0,1]_EL1 | Read Only |
| ID_AA64MMFR[0,1]_EL1 | Read Only |
| ID_AA64PFR[0,1]_EL1 | Read Only |
| ID_AFR0_EL1 | Read Only |
| ID_DFR0_EL1 | Read Only |
| ID_ISAR[0-5]_EL1 | Read Only |
| ID_MMFR[0-4]_EL1 | Read Only |
| ID_PFR[0,1]_EL1 | Read Only |
| ISR_EL1 | Read Only |
| MAIR_EL[1-3] | Read/Write |
| MPIDR_EL1 | Read/Write |
| MVFR[0-2]_EL1 | Read Only |

Table 1-6 Cortex-A55 AArch64 System Registers (continued)

| Name | Access |
|---------------|------------|
| PAR_EL1 | Read/Write |
| REVIDR_EL1 | Read/Write |
| RMR_EL3 | Read/Write |
| RVBAR_EL3 | Read/Write |
| SCTLR_EL[1-3] | Read/Write |
| SCR_EL3 | Read/Write |
| TCR_EL[1-3] | Read/Write |
| TPIDRRO_EL0 | Read/Write |
| TPIDR_EL[0-3] | Read/Write |
| TTBR0_EL[1-3] | Read/Write |
| TTBR1_EL1 | Read/Write |
| VBAR_EL[1-3] | Read/Write |
| VMPIDR_EL2 | Read/Write |
| VPIDR_EL2 | Read/Write |
| VTTBR_EL2 | Read/Write |
| VTCR_EL2 | Read/Write |

Cortex-A55 AArch64 PERF Registers

Table 1-7 Cortex-A55 AArch64 PERF Registers

| Name | Access |
|--------------------|------------|
| PMCCFILTR_EL0 | Read/Write |
| PMCCNTR_EL0 | Read/Write |
| PMCEID[0,1]_EL0 | Read Only |
| PMCNTENCLR_EL0 | Read/Write |
| PMCNTENSET_EL0 | Read/Write |
| PMCR_EL0 | Read/Write |
| PMEVCNTR[0-5]_EL0 | Read/Write |
| PMEVTYPER[0-5]_EL0 | Read/Write |
| PMINTENCLR_EL1 | Read/Write |
| PMINTENSET_EL1 | Read/Write |
| PMOVSCLR_EL0 | Read/Write |
| PMOVSSET_EL0 | Read/Write |
| PMSELR_EL0 | Read/Write |
| PMSWINC_EL0 | Read Only |
| PMUSERENR_EL0 | Read/Write |
| PMOVSR_EL0 | Read/Write |
| PMXEVCNTR_EL0 | Read/Write |
| PMXEVTYPER_EL0 | Read/Write |

Cortex-A55 Cluster AArch64 Registers

Table 1-8 Cortex-A55 Cluster AArch64 Registers

| Name | Access |
|----------------------|------------|
| CLUSTERACPSID_EL1 | Read/Write |
| CLUSTERACTLR_EL1 | Read/Write |
| CLUSTERBUSQOS_EL1 | Read/Write |
| CLUSTERCFR_EL1 | Read Only |
| CLUSTERIDR_EL1 | Read/Write |
| CLUSTERL3HIT_EL1 | Read/Write |
| CLUSTERL3MISS_EL1 | Read/Write |
| CLUSTERPARTCR_EL1 | Read/Write |
| CLUSTERPWRCTLR_EL1 | Read/Write |
| CLUSTERPWRDN_EL1 | Read Only |
| CLUSTERPWRSTAT_EL1 | Read/Write |
| CLUSTERREVIDR_EL1 | Read/Write |
| CLUSTERSTASHSID_EL1 | Read/Write |
| CLUSTERTHREADSID_EL1 | Read Only |

Cortex-A55 AArch32 Core Registers

Table 1-9 Cortex-A55 AArch32 Core Registers

| Name | Access |
|--------------|------------|
| ELR_hyp | Read/Write |
| R14_hyp | Read/Write |
| SPSR_hyp | Read/Write |
| SPSR_mon | Read/Write |
| SPSR_svc | Read/Write |
| R[0-15] | Read/Write |
| R[8-14]_fiq | Read/Write |
| R[8-14]_usr | Read/Write |
| R[13,14]_svc | Read/Write |
| R[13,14]_irq | Read/Write |
| R[13,14]_und | Read/Write |
| R[13,14]_abt | Read/Write |
| R[13,14]_mon | Read/Write |
| R13_hyp | Read/Write |
| CPSR32 | Read/Write |
| CPSR_M | Read Only |
| SPSR_abt | Read/Write |
| SPSR_fiq | Read/Write |
| SPSR_irq | Read/Write |
| SPSR_und | Read/Write |
| SPSR32 | Read/Write |

Cortex-A55 AArch32 VFP/NEON Registers

Table 1-10 Cortex-A55 AArch32 VFP/NEON Registers

| Name | Access |
|-----------|------------|
| D[0-31] | Read/Write |
| FPSCR | Read/Write |
| FPSID | Read Only |
| MVFR[0,1] | Read Only |
| Q[0-15] | Read/Write |

Cortex-A55 AArch32 Secure World Registers

Table 1-11 Cortex-A55 AArch32 Secure World Registers

| Name | Access |
|----------------|------------|
| S_CONTEXTIDR | Read/Write |
| S_CSSELR | Read/Write |
| S_DACR | Read/Write |
| S_DFAR | Read/Write |
| S_DFSR | Read/Write |
| S_ICC_CTLR | Read/Write |
| S_ICC_SRE | Read/Write |
| S_IFAR | Read/Write |
| MVBAR | Read/Write |
| S_PAR | Read/Write |
| S_PRRR | Read/Write |
| SCR | Read/Write |
| S_TPIDRPRW | Read/Write |
| S_TPIDRURO | Read/Write |
| S_TPIDRURW | Read/Write |
| S_VBAR | Read/Write |
| S_SCTLR | Read/Write |
| S_TTBR[0,1]_64 | Read/Write |
| S_PAR_64 | Read/Write |
| S_TTBR[0,1] | Read/Write |
| S_TTBCR | Read/Write |
| S_ACTLR | Read/Write |
| SDCR | Read/Write |
| SDER | Read/Write |

Cortex-A55 AArch32 Normal World Registers

Table 1-12 Cortex-A55 AArch32 Normal World Registers

| Name | Access |
|----------------|------------|
| N_CONTEXTIDR | Read/Write |
| N_CSSELR | Read/Write |
| N_DACR | Read/Write |
| N_DFAR | Read/Write |
| N_DFSR | Read/Write |
| N_ICC_CTLR | Read/Write |
| N_ICC_SRE | Read/Write |
| N_IFAR | Read/Write |
| N_PAR | Read/Write |
| N_PAR_64 | Read/Write |
| N_PRR | Read/Write |
| N_TPIDRPRW | Read/Write |
| N_TPIDRURO | Read/Write |
| N_TPIDRURW | Read/Write |
| N_VBAR | Read/Write |
| N_SCTLR | Read/Write |
| N_TTBR0 | Read/Write |
| N_TTBR[0,1]_64 | Read/Write |
| N_ACTLR | Read Only |
| N_TTBR1 | Read/Write |
| N_TTBCR | Read/Write |

Cortex-A55 AArch32 ID Registers

Table 1-13 Cortex-A55 AArch32 ID Registers

| Name | Access |
|----------|------------|
| AIDR | Read Only |
| CCSIDR | Read Only |
| CLIDR | Read Only |
| CTR | Read Only |
| ID_AFR0 | Read Only |
| ID_DFR0 | Read Only |
| ID_ISAR0 | Read Only |
| ID_ISAR1 | Read Only |
| ID_ISAR2 | Read Only |
| ID_ISAR3 | Read Only |
| ID_ISAR4 | Read Only |
| ID_ISAR5 | Read Only |
| ID_MMFR0 | Read Only |
| ID_MMFR1 | Read Only |
| ID_MMFR2 | Read Only |
| ID_MMFR3 | Read Only |
| ID_MMFR4 | Read Only |
| ID_PFR0 | Read Only |
| ID_PFR1 | Read Only |
| MIDR | Read Only |
| MPIDR | Read Only |
| REVIDR | Read/Write |
| TCMTR | Read Only |
| TLBTR | Read Only |
| CSSELR | Read/Write |

Cortex-A55 AArch32 Control Registers

Table 1-14 Cortex-A55 AArch32 Control Registers

| Name | Access |
|------------|------------|
| ACTLR2 | Read Only |
| ADFSR | Read Only |
| AIFSR | Read Only |
| CNTFRQ | Read/Write |
| CNTKCTL | Read/Write |
| CNTV_CTL | Read/Write |
| CNTV_CVAL | Read/Write |
| FCSEIDR | Read Only |
| FPEXC | Read/Write |
| HACTLR | Read/Write |
| HADFSR | Read Only |
| HAIFSR | Read Only |
| HDCR | Read/Write |
| HDFAR | Read/Write |
| HIFAR | Read/Write |
| HMAIR0 | Read/Write |
| HMAIR1 | Read/Write |
| HPFAR | Read/Write |
| HSR | Read/Write |
| HSTR | Read/Write |
| HTPIDR | Read/Write |
| HVBAR | Read/Write |
| ISR | Read Only |
| RVBAR | Read/Write |
| VMPIDR | Read/Write |
| VPIDR | Read/Write |
| CONTEXTIDR | Read/Write |
| DACR | Read/Write |
| DFAR | Read/Write |
| DFSR | Read/Write |
| PRRR | Read/Write |
| VBAR | Read/Write |
| SCTLR | Read/Write |

Table 1-14 Cortex-A55 AArch32 Control Registers (continued)

| Name | Access |
|----------|------------|
| ACTLR | Read/Write |
| HSCTLR | Read/Write |
| HCR | Read/Write |
| HCR2 | Read/Write |
| HTTBR | Read/Write |
| VTCR | Read/Write |
| VTTBR | Read/Write |
| HTCR | Read/Write |
| TTBR0 | Read/Write |
| TTBR1 | Read/Write |
| TTBCR | Read/Write |
| TTBR0_64 | Read/Write |
| TTBR1_64 | Read/Write |
| PAR_64 | Read/Write |

Cortex-A55 AArch32 VA to PA Registers

Table 1-15 Cortex-A55 AArch32 VA to PA Registers

| Name | Access |
|------|------------|
| PAR | Read/Write |

Cortex-A55 AArch32 PERF Registers

Table 1-16 Cortex-A55 AArch32 PERF Registers

| Access |
|------------|
| Read/Write |
| Read/Write |
| Read Only |
| Read/Write |
| Read Only |
| Read/Write |
| Read/Write |
| Read/Write |
| |

Cortex-A55 Cluster AArch32 Registers

Table 1-17 Cortex-A55 Cluster AArch32 Registers

| Name | Access |
|------------------|------------|
| CLUSTERACPSID | Read/Write |
| CLUSTERACTLR | Read/Write |
| CLUSTERBUSQOS | Read/Write |
| CLUSTERCFR | Read/Write |
| CLUSTERIDR | Read/Write |
| CLUSTERL3HIT | Read/Write |
| CLUSTERL3MISS | Read/Write |
| CLUSTERPARTCR | Read/Write |
| CLUSTERPWRCTLR | Read/Write |
| CLUSTERPWRDN | Read/Write |
| CLUSTERPWRSTAT | Read/Write |
| CLUSTERREVIDR | Read/Write |
| CLUSTERSTASHSID | Read/Write |
| CLUSTERTHREADSID | Read/Write |

Cortex-A55 Cluster AArch32 PMU Registers

Table 1-18 Cortex-A55 Cluster AArch32 PMU Registers

| Name | Access |
|-------------------|------------|
| CLUSTERPMCCNTR | Read/Write |
| CLUSTERPMCEID0 | Read/Write |
| CLUSTERPMCEID1 | Read/Write |
| CLUSTERPMCNTENSET | Read/Write |
| CLUSTERPMCR | Read/Write |
| CLUSTERPMOVSSET | Read/Write |
| CLUSTERPMXEVCNTR | Read/Write |
| CLUSTERPMXEVTYPER | Read/Write |
| CLUSTERPMMDCR | Read/Write |

Cortex-A55 Cluster AArch64 PMU Registers

Table 1-19 Cortex-A55 Cluster AArch64 PMU Registers

| Name | Access |
|---------------------------|------------|
| CLUSTERPMCCNTR_EL1 | Read/Write |
| CLUSTERPMCEID0_EL1 | Read Only |
| CLUSTERPMCEID1_EL1 | Read Only |
| CLUSTERPMCNTENSET_EL1 | Read/Write |
| CLUSTERPMCR_EL1 | Read/Write |
| CLUSTERPMMDCR_EL3 | Read/Write |
| CLUSTERPMXEVCNTR_EL1 | Read Only |
| CLUSTERPMXEVTYPER_EL1 | Read Only |
| CLUSTERPMCR_EL0 | Read/Write |
| CLUSTERPMCNTENSET_EL0 | Read/Write |
| CLUSTERPMCNTENCLR_EL0 | Read/Write |
| CLUSTERPMOVSR_EL0 | Read/Write |
| CLUSTERPMSELR_EL0 | Read/Write |
| CLUSTERPMCEID[0,1]_EL0 | Read Only |
| CLUSTERPMCCNTR_EL0 | Read/Write |
| CLUSTERPMINTENSET_EL1 | Read/Write |
| CLUSTERPMINTENCLR_EL1 | Read/Write |
| CLUSTERPMOVSSET_EL0 | Read/Write |
| CLUSTERPMXEVCNTR_EL0 | Read/Write |
| CLUSTERPMXEVTYPER_EL0 | Read/Write |
| CLUSTERPMEVCNTR[0-5]_EL0 | Read/Write |
| CLUSTERPMEVTYPER[0-5]_EL0 | Read/Write |

Cortex-A55 External Debug Registers

Table 1-20 Cortex-A55 External Debug Registers

| Name | Access |
|-------|------------|
| EDSCR | Read/Write |

Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH32 Registers

Table 1-21 Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH32 Registers

| Name | Access |
|-------------|------------|
| ICC_AP0R0 | Read/Write |
| ICC_BPR0 | Read/Write |
| ICC_HPPIR0 | Read Only |
| ICC_HPPIR1 | Read Only |
| ICC_IAR0 | Read Only |
| ICC_IAR1 | Read Only |
| ICC_IGRPEN0 | Read/Write |
| ICC_MCTLR | Read/Write |
| ICC_MGRPEN1 | Read/Write |
| ICC_PMR | Read Only |
| ICC_RPR | Read Only |
| ICC_CTLR | Read/Write |
| ICC_SRE | Read/Write |

Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH64 Registers

Table 1-22 Cortex-A55 GICv3 CPU Interface CPU/Virtual AARCH64 Registers

| Name | Access |
|-----------------|------------|
| ICC_AP0R0_EL1 | Read/Write |
| ICC_BPR0_EL1 | Read/Write |
| ICC_CTLR_EL1 | Read/Write |
| ICC_CTLR_EL3 | Read/Write |
| ICC_HPPIR0_EL1 | Read Only |
| ICC_HPPIR1_EL1 | Read Only |
| ICC_IAR0_EL1 | Read Only |
| ICC_IAR1_EL1 | Read Only |
| ICC_IGRPEN0_EL1 | Read/Write |
| ICC_IGRPEN1_EL3 | Read/Write |
| ICC_PMR_EL1 | Read Only |
| ICC_RPR_EL1 | Read Only |
| N_ICC_SRE_EL1 | Read/Write |
| S_ICC_SRE_EL1 | Read/Write |
| ICC_SRE_EL[1-3] | Read/Write |

Cortex-A55 GICv3 CPU Interface Hypervisor AARCH32 Registers

Table 1-23 Cortex-A55 GICv3 CPU Interface Hypervisor AARCH32 Registers

| Name | Access |
|-------------|------------|
| ICV_BPR0 | Read/Write |
| ICV_BPR1 | Read/Write |
| ICV_CTLR | Read/Write |
| ICV_HPPIR0 | Read Only |
| ICV_HPPIR1 | Read Only |
| ICV_IAR0 | Read Only |
| ICV_IAR1 | Read Only |
| ICV_IGRPEN0 | Read/Write |
| ICV_IGRPEN1 | Read/Write |
| ICV_PMR | Read/Write |
| ICV_RPR | Read Only |

Cortex-A55 GICv3 CPU Interface Hypervisor AARCH64 Registers Table 1-24 Cortex-A55 GICv3 CPU Interface Hypervisor AARCH64 Registers

| Name | Access |
|---------------|------------|
| ICH_AP0R0_EL2 | Read/Write |
| ICH_AP1R0_EL2 | Read/Write |
| ICH_EISR_EL2 | Read Only |
| ICH_HCR_EL2 | Read/Write |
| ICH_LR0_EL2 | Read/Write |
| ICH_LR1_EL2 | Read/Write |
| ICH_MISR_EL2 | Read Only |
| ICH_VMCR_EL2 | Read/Write |

Read Only

ICH_VTR_EL2

Cortex-A55 GICv3 Virtual CPU Interface CPU/Virtual AARCH64 Registers

Table 1-25 Cortex-A55 GICv3 Virtual CPU Interface CPU/Virtual AARCH64 Registers

| Name | Access |
|-----------------|------------|
| ICV_AP0R0_EL1 | Read/Write |
| ICV_AP1R0_EL1 | Read/Write |
| ICV_BPR0_EL1 | Read/Write |
| ICV_BPR1_EL1 | Read/Write |
| ICV_CTLR_EL1 | Read/Write |
| ICV_HPPIR0_EL1 | Read Only |
| ICV_HPPIR1_EL1 | Read Only |
| ICV_IAR0_EL1 | Read Only |
| ICV_IAR1_EL1 | Read Only |
| ICV_IGRPEN0_EL1 | Read/Write |
| ICV_PMR_EL1 | Read/Write |
| ICV_RPR_EL1 | Read Only |

Cortex-A55 Jazelle Registers

Table 1-26 Cortex-A55 Jazelle Registers

| Name | Access |
|-------|-----------|
| JIDR | Read Only |
| JMCR | Read Only |
| JOSCR | Read Only |

Cortex-A55 Internal State Registers

Table 1-27 Cortex-A55 Internal State Registers

| Name | Access |
|-----------------------------|-----------|
| EL3_REGISTER_WIDTH | Read Only |
| EL1_NONSECURE_CONFIGURATION | Read Only |

1.5.2 Run To Debug Point

The "run to debug point" feature has been added to enhance Cycle Model debugging. The processor is a dual issue out-of -order completion machine. This means that while the processor is running it does not present a coherent programmer's view state; instructions in the pipeline may be in different execution states.

This feature forces the processor into a coherent state called "run to debug point". When debugging, the Cycle Model is brought to the debug point automatically whenever a software breakpoint is hit (including single stepping). However, if a hardware breakpoint is reached, or the system is advanced by cycles within SoC Designer, the Cycle Model can get to a non-debuggable state. In this event, the *run to debug point* will advance the processor to the debug state. It does this by stalling the instruction within the decode stage and allowing all earlier instructions to complete. Once that has been accomplished, the Cycle Model causes the system to stop simulating.

The run to debug point is available as a context menu item (*Run to Debuggable Point*) for the component within SoC Designer Simulator. It is also available in the disassembler view.

1.5.3 Memory Information

Each memory space of the Cycle Model represents a different view of memory using a page table. The processor supports two memory spaces, which are selectable using the Space: pull-down menu in the Memory view (see the *SoC Designer User Guide*, Arm 100996, for more information):

- Physical Memory (secure) Main memory space visible from the Memory view.
- **Secure Monitor** CPU virtual memory visible from the Memory view.
- Guest Uses the N_TTBR0, N_TTBR1, and N_TTBCR registers to translate from VA to PA. This space is active when (SCR.NS == 1) and (CPSR.M != HYP) and (CPSR.M != MON).

This component supports full system coherent memory views. Refer to the *SoC Designer User Guide* (Arm 100996) for details.

1.5.4 Disassembly View

SoC Designer Simulator supports a disassembly view of a program running on the Cycle Model. To display the disassembly view in the SoC Designer Simulator, right-click on the Cycle Model and select **View Disassembly...** from the context menu. Refer to the *SoC Designer User Guide* (Arm 100996) for more information.

1.6 Available Profiling Data

You can view Profiling data using the Profiling Manager, which is accessible via the Debug menu in the SoC Designer Simulator.

1.6.1 Hardware Profiling

Hardware events are uniquely identified by their Event Number as defined in the *Technical Reference Manual* for your IP. The event names that appear in the Profiling Manager view are a concatenation of the event number and a shortened form of the event name. If architecture mnemonics have been defined by Arm then that name has been used; otherwise, a short form of the name has been created.

All PMU events supported by the hardware are supported by the Cycle Model; PMU events are disabled by default. The Cycle Model organizes PMU events into the following Streams:

- Instructions
- Pipeline
- I-Cache
- D-Cache
- L2-Cache
- L3-Cache
- Memory
- Bus
- SCU
- Microarchitecture
- Cycle

Note: PMU events should be enabled only after SYSCOREQ has been acknowledged on the SYSCOACK channel. Enabling the events prior to this may skew your PMU data by counting triggers during the reset sequence.

To review the supported events, in SoC Designer Simulator:

- 1. Click **Profiling Manager** to access the Profiling Manager dialog.
- 2. Select the row for the Stream Name whose events you want to review.
- 3. Click **Display**. The Profiling dialog for that Stream displays, which shows each event included in that stream group.

To customize your view, enable only the events you are interested in before running your simulation. For more information about using the Profiling Manager, see the *SoC Designer User Guide* (Arm 100996).

Third Party Software Acknowledgement

Arm acknowledges and thanks the respective owners for the following software that is used by our product:

• ELF (Executable and Linking Format) Tool Chain Product

Copyright (c) 2006, 2008-2015 Joseph Koshy

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.