

# Cortex™-A9 MPCore

Revision: r0p1

## Technical Reference Manual

**ARM®**

# Cortex-A9 MPCore

## Technical Reference Manual

Copyright © 2008 ARM Limited. All rights reserved.

### Release Information

The following changes have been made to this book.

<b>Change history</b>			
<b>Date</b>	<b>Issue</b>	<b>Confidentiality</b>	<b>Change</b>
04 April 2008	A	Non-Confidential	First release for r0p0
08 July 2008	B	Non-Confidential Restricted Access	First release for r0p1

### Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Where the term ARM is used it means “ARM or any of its subsidiaries as appropriate”.

### Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Restricted Access is an ARM internal classification.

### Product Status

The information in this document is final, that is for a developed product.

### Web Address

<http://www.arm.com>

# Contents

## Cortex-A9 MPCore Technical Reference Manual

	<b>Preface</b>	
	About this manual .....	xii
	Feedback .....	xvii
<b>Chapter 1</b>	<b>Introduction</b>	
	1.1 About the Cortex-A9 MPCore processor .....	1-2
	1.2 Coherency .....	1-4
	1.3 Configurable options .....	1-5
	1.4 Accelerator Coherency Port .....	1-6
	1.5 Product revisions .....	1-7
<b>Chapter 2</b>	<b>Cortex-A9 MPCore Private Memory Region</b>	
	2.1 About the Cortex-A9 MPCore memory region .....	2-2
<b>Chapter 3</b>	<b>Snoop Control Unit</b>	
	3.1 About the SCU .....	3-2
	3.2 SCU registers .....	3-3
<b>Chapter 4</b>	<b>Interrupt Controller</b>	
	4.1 About the Interrupt Controller .....	4-2
	4.2 Terminology .....	4-3
	4.3 TrustZone support .....	4-5

4.4	About the Interrupt Distributor .....	4-7
4.5	Interrupt Distributor interrupt sources .....	4-9
4.6	Cortex-A9 processor interfaces .....	4-11
4.7	Interrupt distributor programmers model .....	4-14
4.8	Cortex-A9 processor interface register descriptions .....	4-60
<b>Chapter 5</b>	<b>Timer and Watchdog Registers</b>	
5.1	About the timer and watchdog blocks .....	5-2
5.2	Timer and watchdog registers .....	5-3
<b>Chapter 6</b>	<b>Level 2 Memory Interface</b>	
6.1	Cortex-A9 MPCore L2 interface .....	6-2
6.2	Exclusive L2 cache .....	6-10
6.3	Using the STRT instruction .....	6-11
<b>Chapter 7</b>	<b>Clocking, Resets, and Power Management</b>	
7.1	Clocking .....	7-2
7.2	Reset .....	7-5
7.3	Reset modes .....	7-6
7.4	About power consumption control .....	7-8
7.5	Individual Cortex-A9 Processor Power Control .....	7-9
7.6	IEM Support .....	7-13
<b>Chapter 8</b>	<b>Cortex-A9 MPCore Debug and Trace</b>	
8.1	External Interface Signals .....	8-2
8.2	CortexA9 MPCore CoreSight Memory Map .....	8-3
<b>Appendix A</b>	<b>Signal Descriptions</b>	
A.1	Clock signals .....	A-2
A.2	Resets .....	A-3
A.3	Interrupt lines .....	A-4
A.4	Configuration signals .....	A-5
A.5	Standby and wait for event signals .....	A-7
A.6	Power management signals .....	A-8
A.7	AXI interfaces .....	A-10
A.8	Performance monitoring signals .....	A-26
A.9	Parity error signals .....	A-27
A.10	MBIST interface .....	A-28
A.11	Scan test signals .....	A-29
A.12	External Debug interface .....	A-30
A.13	PTM interface signals .....	A-34
<b>Appendix B</b>	<b>Revisions</b>	
	<b>Glossary</b>	

# List of Tables

## Cortex-A9 MPCore Technical Reference Manual

	Change history .....	ii
Table 1-1	Configurable options for the Cortex-A9 MPCore processor .....	1-5
Table 2-1	Cortex-A9 MPCore memory region .....	2-2
Table 3-1	SCU registers summary .....	3-3
Table 3-2	SCU Control Register bit functions .....	3-4
Table 3-3	SCU Configuration Register functions .....	3-5
Table 3-4	SCU CPU Power Status Register bit assignments .....	3-7
Table 3-5	SCU Invalidate All Register in non-secure state bit assignment .....	3-8
Table 3-6	SCU Invalidate All Register in Secure state bit assignment .....	3-9
Table 3-7	Filtering Start Address Register bit assignment .....	3-10
Table 3-8	Filtering End Address Register bit assignment .....	3-11
Table 3-9	SCU Access Control Register bit assignment .....	3-12
Table 3-10	SCU Secure Access Control Register bit assignment .....	3-13
Table 4-1	Interrupt output source selection .....	4-12
Table 4-2	Distributor register summary .....	4-17
Table 4-3	enable_ns Register bit assignments .....	4-19
Table 4-4	enable_s Register bit assignments .....	4-20
Table 4-5	ic_type Register bit assignments .....	4-21
Table 4-6	Distributor Implementer Identification Register bit assignment .....	4-23
Table 4-7	int ns Register bit assignment .....	4-24
Table 4-8	enable_set Register bit assignments .....	4-27
Table 4-9	enable_clr Register bit assignments .....	4-30
Table 4-10	pending_clr Register bit assignments .....	4-35

Table 4-11	active_status Register bit assignments .....	4-37
Table 4-12	Interrupt bit priority registers bit assignments .....	4-39
Table 4-13	spi_target Register bit assignments .....	4-42
Table 4-14	int_config Register bit assignments .....	4-45
Table 4-15	ppi_status Register bit assignments .....	4-48
Table 4-16	spi_status Register bit assignments .....	4-49
Table 4-17	sgi_trigger Register bit assignments .....	4-51
Table 4-18	periph_id_[3:0] Register bit assignments .....	4-53
Table 4-19	periph_id_0 Register bit assignments .....	4-54
Table 4-20	periph_id_1 Register bit assignments .....	4-54
Table 4-21	periph_id_2 Register bit assignments .....	4-54
Table 4-22	periph_id_3 Register bit assignments .....	4-55
Table 4-23	periph_id_[7:4] Register bit assignments .....	4-55
Table 4-24	periph_id_4 Register bit assignments .....	4-56
Table 4-25	component_id Register bit assignments .....	4-56
Table 4-26	component_id_0 Register bit assignments .....	4-58
Table 4-27	component_id_1 Register bit assignments .....	4-58
Table 4-28	component_id_2 Register bit assignments .....	4-58
Table 4-29	component_id_3 Register bit assignments .....	4-59
Table 4-30	Cortex-A9 processor interface register summary .....	4-60
Table 4-31	ICPICR Register bit assignments .....	4-62
Table 4-32	control_ns Register bit assignments .....	4-63
Table 4-33	ICCIPMR Register bit assignments .....	4-64
Table 4-34	ICCIBPR_s Register and ICCIBPR_ns Register bit assignments .....	4-66
Table 4-35	int_ack Register bit assignments .....	4-69
Table 4-36	ICCEOIR Register bit assignments .....	4-71
Table 4-37	ICCRPR Register bit assignments .....	4-72
Table 4-38	ICCHPIR Register bit assignments .....	4-73
Table 4-39	ICPIIR Register bit assignments .....	4-74
Table 5-1	Timer and watchdog registers .....	5-3
Table 5-2	Timer Control Register bit assignments .....	5-4
Table 5-3	Watchdog Control Register bit assignments .....	5-7
Table 6-1	AXI master interface attributes .....	6-2
Table 6-2	ARID encodings .....	6-4
Table 6-3	AWIDMx encodings .....	6-5
Table 6-4	ARUSERMx[6:0] encodings .....	6-6
Table 6-5	AWUSERMx[8:0] encodings .....	6-7
Table 6-6	Core mode and APROT values .....	6-11
Table 7-1	Cortex-A9 MPCore reset signals .....	7-7
Table 7-2	Cortex-A9 MPCore power modes .....	7-9
Table 8-1	PADDRDBG width .....	8-2
Table A-1	Cortex-A9 MPCore clocks .....	A-2
Table A-2	Reset signals .....	A-3
Table A-3	Watchdog request reset signal .....	A-3
Table A-4	Interrupt line signals .....	A-4
Table A-5	Configuration signals .....	A-5
Table A-6	Standby and wait for event signals .....	A-7

Table A-7	Power control interface signals .....	A-8
Table A-8	Write address signals for AXI Master0 .....	A-10
Table A-9	Write data signals for AXI Master0 .....	A-12
Table A-10	Write response signals for AXI Master0 .....	A-12
Table A-11	Read address signals for AXI Master0 .....	A-13
Table A-12	Read data signals for AXI Master0 .....	A-14
Table A-13	AXI Master0 clock enable signals .....	A-15
Table A-14	Write address signals for AXI Master1 .....	A-15
Table A-15	Write data signals for AXI Master1 .....	A-17
Table A-16	Write response signals for AXI Master1 .....	A-17
Table A-17	Read address signals for AXI Master1 .....	A-18
Table A-18	Read data signals for AXI Master1 .....	A-19
Table A-19	AXI Master1 clock enable signals .....	A-20
Table A-20	Write address signals for AXI ACP .....	A-20
Table A-21	Write data signals for AXI ACP .....	A-22
Table A-22	Write response signals for AXI ACP .....	A-22
Table A-23	Read address signals for AXI ACP .....	A-23
Table A-24	Read data signals for AXI ACP .....	A-24
Table A-25	ACLKENS signal .....	A-25
Table A-26	Performance monitoring signals .....	A-26
Table A-27	Error reporting signals .....	A-27
Table A-28	MBIST interface signals .....	A-28
Table A-29	MBIST signals with parity support implemented .....	A-28
Table A-30	MBIST signals without parity support implemented .....	A-28
Table A-31	Scan test signals .....	A-29
Table A-32	Authentication interface signals .....	A-30
Table A-33	APB interface signals .....	A-31
Table A-34	Cross trigger interface signals .....	A-32
Table A-35	Miscellaneous debug signals .....	A-33
Table A-36	PTM interface signals .....	A-34
Table B-1	Issue A .....	B-1
Table B-2	Differences between issue A and issue B .....	B-1



# List of Figures

## Cortex-A9 MPCore Technical Reference Manual

	Key to timing diagram conventions .....	xv
Figure 1-1	Example multiprocessor configuration .....	1-3
Figure 3-1	SCU Control Register format .....	3-4
Figure 3-2	SCU Configuration Register format .....	3-5
Figure 3-3	SCU CPU Power Status Register .....	3-7
Figure 3-4	SCU Invalidate All Register in Non-secure state format .....	3-8
Figure 3-5	SCU Invalidate All Register in Secure state format .....	3-9
Figure 3-6	Filtering Start Address Register formats .....	3-10
Figure 3-7	Filtering End Address Register format .....	3-10
Figure 3-8	SCU Access Control Register bit assignment .....	3-11
Figure 3-9	SCU Secure Access Control Register bit assignment .....	3-13
Figure 4-1	Secure and Non-secure interrupt priority formats .....	4-6
Figure 4-2	Interrupt Controller interfaces .....	4-7
Figure 4-3	Distributor register map .....	4-15
Figure 4-4	Cortex-A9 processor interface register map .....	4-16
Figure 4-5	enable_s Register and enable_ns Register bit assignments .....	4-19
Figure 4-6	Interrupt Controller Type Register .....	4-21
Figure 4-7	Distributor Implementer Identification Register bit assignments .....	4-23
Figure 4-8	int_ns Register bit assignments .....	4-24
Figure 4-9	Interrupt Security Registers address map .....	4-25
Figure 4-10	enable_set registers bit assignment .....	4-26
Figure 4-11	Enable set registers address map .....	4-28
Figure 4-12	enable_clr Registers bit assignment .....	4-29

Figure 4-13	Enable clear registers address map .....	4-31
Figure 4-14	pending_set registers bit assignments .....	4-32
Figure 4-15	Pending set registers address map .....	4-33
Figure 4-16	pending_clr Register bit assignments .....	4-34
Figure 4-17	Pending clear registers address map .....	4-36
Figure 4-18	active_status register bit assignments .....	4-37
Figure 4-19	Active status registers address map .....	4-38
Figure 4-20	Interrupt priority registers format for 32 priority levels .....	4-39
Figure 4-21	priority-level Registers address map .....	4-40
Figure 4-22	spi_target Register bit assignments .....	4-41
Figure 4-23	spi_target Register address map .....	4-43
Figure 4-24	int_config Register bit assignments .....	4-44
Figure 4-25	int_config Register address map .....	4-46
Figure 4-26	ppi_status Register bit assignments .....	4-47
Figure 4-27	spi_status Register bit assignments .....	4-49
Figure 4-28	spi_status Register address map .....	4-50
Figure 4-29	sgi_trigger Register bit assignments .....	4-51
Figure 4-30	periph_id_[3:0] Register bit assignments .....	4-53
Figure 4-31	periph_id_[7:4] Register bit assignments .....	4-55
Figure 4-32	PrimeCell ID Register bit assignments .....	4-57
Figure 4-33	ICPICR Register bit assignments .....	4-61
Figure 4-34	control_ns Register bit assignments .....	4-61
Figure 4-35	ICCIPMR Register bit assignments .....	4-64
Figure 4-36	ICCIBPR_s Register and ICCIBPR_ns Register bit assignments .....	4-65
Figure 4-37	int_ack Register bit assignments .....	4-68
Figure 4-38	ICCEOIR Register bit assignments .....	4-70
Figure 4-39	ICCRPR Register bit assignments .....	4-72
Figure 4-40	ICCHPIR Register bit assignments .....	4-73
Figure 4-41	ICPIIR Register bit assignments .....	4-74
Figure 5-1	Timer Control Register format .....	5-4
Figure 5-2	Timer Interrupt Status Register format .....	5-5
Figure 5-3	Watchdog Control Register format .....	5-6
Figure 5-4	Watchdog Interrupt Status Register format .....	5-7
Figure 5-5	Watchdog Reset Status Register format .....	5-9
Figure 7-1	Three-to-one timing ratio .....	7-2
Figure 7-2	Three-to-two ratio .....	7-3
Figure 7-3	Five-to-two ratio .....	7-3
Figure 7-4	ACLKENS timing example .....	7-4
Figure 7-5	Cortex-A9 MPCore processor power management .....	7-13
Figure 8-1	External debug interface signals in CortexA9 MPCore designs .....	8-2

# Preface

This preface introduces the *Cortex-A9 MPCore Technical Reference Manual*. It contains the following sections:

- *About this manual* on page xii
- *Feedback* on page xvii.

## About this manual

This book is for the *Cortex-A9 MPCore*. It provides information that enables designers to integrate the processor into a target system.

———— **Note** —————

The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a *Snoop Control Unit* (SCU).

## Product revision status

The *rn*pn identifier indicates the revision status of the product described in this book, where:

**rn** Identifies the major revision of the product.

**pn** Identifies the minor revision or modification status of the product.

## Intended audience

This book is written for system designers, system integrators, and verification engineers who are designing a *System-on-Chip* (SoC) device that uses the Cortex-A9 MPCore. The manual describes the external functionality of the Cortex-A9 MPCore.

## Using this book

This book is organized into the following chapters:

### **Chapter 1** *Introduction*

Read this for a high-level view of the Cortex-A9 MPCore processor and a description of its features.

### **Chapter 2** *Cortex-A9 MPCore Private Memory Region*

Read this for a description of the private memory region of the Cortex-A9 MPCore processor.

### **Chapter 3** *Snoop Control Unit*

Read this for a description of the Snoop Control Unit of the Cortex-A9 MPCore processor.

### **Chapter 4** *Interrupt Controller*

Read this for a description of the Cortex-A9 MPCore Interrupt Controller.

---

**Note**

---

The *PrimeCell Generic Interrupt Controller (PL390)* and the Cortex A9 Interrupt Controller share the same programmers model. There are implementation-specific differences.

---

**Chapter 5 *Timer and Watchdog Registers***

Read this for a description of the Cortex-A9 MPCore timer and watchdog registers.

**Chapter 6 *Level 2 Memory Interface***

Read this for a description of the Cortex-A9 MPCore Level 2 Memory Interface.

**Chapter 7 *Clocking, Resets, and Power Management***

Read this for a description of the Cortex-A9 MPCore clocking, resets, and power management.

**Chapter 8 *Cortex-A9 MPCore Debug and Trace***

Read this for a description of the debug and trace considerations in Cortex-A9 MPCore designs.

**Appendix A *Signal Descriptions***

Read this for a description of the Cortex-A9 MPCore input and output signals.

**Appendix B *Revisions***

Read this for a description of technical changes between released issues of this book.

**Glossary** Read this for definitions of terms used in this book.

**Conventions**

Conventions that this book can use are described in:

- *Typographical* on page xiv
- *Timing diagrams* on page xiv
- *Signals* on page xv.

## Typographical


The typographical conventions are:

<i>italic</i>	Highlights important notes, introduces special terminology, denotes internal cross-references, and citations.
<b>bold</b>	Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.
monospace	Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.
<u>monospace</u>	Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
<i>monospace italic</i>	Denotes arguments to monospace text where the argument is to be replaced by a specific value.
<b>monospace bold</b>	Denotes language keywords when used outside example code.
< and >	Angle brackets enclose replaceable terms for assembler syntax where they appear in code or code fragments. They appear in normal font in running text. For example: <ul style="list-style-type: none"> <li>MRC p15, 0 &lt;Rd&gt;, &lt;CRn&gt;, &lt;CRm&gt;, &lt;Opcode_2&gt;</li> <li>The Opcode_2 value selects which register is accessed.</li> </ul>

## Timing diagrams

The figure named *Key to timing diagram conventions* on page xv explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.



### Key to timing diagram conventions

## Signals

The signal conventions are:

<b>Signal level</b>	The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means HIGH for active-HIGH signals and LOW for active-LOW signals.
<b>Lower-case n</b>	At the start or end of a signal name denotes an active-LOW signal.
<b>Prefix A</b>	Denotes global <i>Advanced eXtensible Interface</i> (AXI) signals:
<b>Prefix AR</b>	Denotes AXI read address channel signals.
<b>Prefix AW</b>	Denotes AXI write address channel signals.
<b>Prefix B</b>	Denotes AXI write response channel signals.
<b>Prefix C</b>	Denotes AXI low-power interface signals.
<b>Prefix H</b>	Denotes <i>Advanced High-performance Bus</i> (AHB) signals.
<b>Prefix P</b>	Denotes <i>Advanced Peripheral Bus</i> (APB) signals.
<b>Prefix R</b>	Denotes AXI read data channel signals.
<b>Prefix W</b>	Denotes AXI write data channel signals.

## Additional reading

This section lists publications by ARM and by third parties.

See <http://infocenter.arm.com> for access to ARM documentation.

## ARM publications

This book contains information that is specific to the Cortex-A9 MPCore. See the following documents for other relevant information:

- *Cortex-A9 Technical Reference Manual* (ARM DDI 0338)
- *Cortex-A9 Floating-Point Unit Technical Reference Manual* (ARM DDI 0408)
- *Cortex-A9 NEON Media Processing Engine Technical Reference Manual* (ARM DDI 0409)
- *Cortex-A9 MBIST TRM* (ARM DDI 0414)
- *Cortex-A9 Configuration and Sign-Off Guide* (ARM DII 0146)
- *ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition* (ARM DDI 0406)
- *AMBA AXI Protocol v1.0 Specification* (ARM IHI 0022)
- *CoreSight™ PTM™-A9 TRM* (ARM DDI 0401)
- *CoreSight PTM-A9 IM* (ARM DII 0162)
- *CoreSight Program Flow Trace Architecture Specification* (ARM IHI 0035)
- *CoreSight Technology System Design Guide* (ARM DGI 0012)
- *PrimeCell Level 2 Cache Controller (PL310) Technical Reference Manual* (ARM DDI 0246)
- *RealView® Compilation Tools Developer Guide* (ARM DUI 0203)
- *RealView ICE and RealView Trace User Guide* (ARM DUI 0155)
- *Intelligent Energy Controller Technical Overview* (ARM DTO 0005).

## Other publications

This section lists relevant documents published by third parties:

- JEDEC Solid State Technology Association, *JEP106, Standard Manufacturer's Identification Code*, obtainable at <http://www.jedec.org>.

## Feedback

ARM Limited welcomes feedback both on the Cortex-A9 MPCore, and its documentation.

### Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms if appropriate.

### Feedback on this manual

If you have any comments on this manual, send an e-mail to [errata@arm.com](mailto:errata@arm.com). Give:

- the title
- the number
- the relevant page number(s) to which your comments apply
- a concise explanation of your comments.

ARM Limited also welcomes general suggestions for additions and improvements.



# Chapter 1

## Introduction

This chapter describes the Cortex-A9 MPCore processor. It describes the major functional blocks. It contains:

- *About the Cortex-A9 MPCore processor* on page 1-2
- *Coherency* on page 1-4
- *Configurable options* on page 1-5
- *Accelerator Coherency Port* on page 1-6
- *Product revisions* on page 1-7.

## 1.1 About the Cortex-A9 MPCore processor

The Cortex-A9 MPCore processor consists of:

- from one to four Cortex-A9 processors in a cluster and a *Snoop Control Unit* (SCU) that can be used to ensure coherency within the cluster.
- an integrated Timer and Watchdog unit per Cortex-A9 processor
- an integrated Interrupt Controller that is an implementation of the Generic Interrupt Controller architecture.
- an optional second master port with programmable address filtering capability
- an optional *Accelerator Coherency Port* (ACP) suitable for coherent memory transfers

It is possible to implement only one Cortex-A9 processor in a Cortex-A9 MPCore processor design. In this configuration, an SCU is still provided. The ACP, and an additional master port, are also available in this configuration.

Figure 1-1 on page 1-3 shows an example multiprocessor configuration.




Figure 1-1 Example multiprocessor configuration

## 1.2 Coherency

Memory coherency in a Cortex-A9 MPCore is maintained following a weakly ordered memory consistency model.

Cache coherency among multiple L1 caches of the Cortex-A9 processors is enforced when the Cortex-A9 processors are operating in *Symmetric Multi-Processing* (SMP) mode. This mode is controlled by the SMP bit, bit 6, of the Auxiliary Control Register.

To be kept coherent, the memory must be marked as Normal memory, with the following attributes:

- write-back
- Write Allocate
- Shared.

———— **Note** —————

When the Shared attribute is applied to a memory region that is not write-back Normal memory, data held in this region is treated as non-cacheable.

---

## 1.3 Configurable options

Table 1-1 shows the Cortex-A9 MPCore processor configurable options.

**Table 1-1 Configurable options for the Cortex-A9 MPCore processor**

Feature	Options
Cortex-A9 processors	One to four
Instruction cache size per Cortex-A9 processor	16KB, 32KB, or 64KB
Data cache size per Cortex-A9 processor	16KB, 32KB, or 64KB
Master ports	One or two
Accelerator Coherency Port	One, included or not
<i>Shared Peripheral Interrupts</i> (SPIs)	0-224, in steps of 32
Media Processing Engine with NEON technology per Cortex-A9 processor <sup>a</sup>	Included or not
FPU per Cortex-A9 processor <sup>b</sup>	Included or not
Jazelle DBX per Cortex-A9 processor	Included or not
<i>Program Trace Macrocell</i> (PTM) interface per Cortex-A9 processor	Included or not
Power off and dormant mode wrappers	Included or not
Support for parity error detection <sup>c</sup>	Included or not

- a. Includes support for floating-point operations. If this option is implemented then the FPU option cannot also be implemented.
- b. If this option is implemented then the Media Processing Engine with NEON technology option cannot also be implemented.
- c. The Cortex-A9 TRM describes the parity error scheme. See *Parity error signals* on page A-27 for a description of the signals.

The MBIST solution you choose must be configured to match the chosen Cortex-A9 MPCore cache sizes. In addition, you must determine the form of the MBIST solution for the RAM blocks in the Cortex-A9 MPCore design when the processor is implemented.

For details, see the *Cortex-A9 MBIST Controller TRM*.

## 1.4 Accelerator Coherency Port

The *Accelerator Coherency Port (ACP)* is an optional AXI 64-bit slave port that can be connected to a DMA engine or a non-cached peripheral.

This AMBA 3 AXI compatible slave interface on the SCU provides an interconnect point for a range of system masters that for overall system performance, power consumption or reasons of software simplification are better interfaced directly with the Cortex-A9 MPCore processor. See *Accelerator Coherency Port* on page 6-7.

## 1.5 Product revisions

This section summarizes the differences in functionality between the different releases of this processor:

- *Differences in functionality between r0p0 and r0p1.*

### 1.5.1 Differences in functionality between r0p0 and r0p1

There is no change in the described functionality between r0p0 and r0p1.

The only differences between the two revisions are:

- r0p1 includes fixes for all known engineering errata relating to r0p0
- r0p1 includes an upgrade of the micro TLB entries from 8 to 32 entries, on both the Instruction and Data side.

Neither of these changes affect the functionality described in this document.



# Chapter 2

## Cortex-A9 MPCore Private Memory Region

This chapter describes the Cortex-A9 MPCore remappable private memory region. It contains the following section:

- *About the Cortex-A9 MPCore memory region* on page 2-2.

## 2.1 About the Cortex-A9 MPCore memory region

Most Cortex-A9 processor control operations are through CP15 instructions. These operations are not applicable to Cortex-A9 MPCore processor global control. Cortex-A9 MPCore global control and peripherals must be accessed through memory-mapped transfers.

All registers accessible by all Cortex-A9 processors within the Cortex-A9 MPCore are grouped into two contiguous 4KB pages accessed through a dedicated internal bus. The base address of these pages is defined by the pins **PERIPHBASE[31:13]**. See *Configuration signals* on page A-5 for more information on **PERIPHBASE[31:13]**.

Memory regions used for these registers must be marked as Device or Strongly-ordered in the translation tables.

All these registers can be accessed with single load/store instructions.

Accesses can be word or byte accesses, except in the case of timer and watchdog registers. Byte accesses or doubleword accesses to timer and watchdog registers are not permitted. Load or store multiple accesses cause an abort, to the requesting Cortex-A9 processor and the Fault Status Register shows this as a SLVERR.

Doubleword or halfword accesses cause an abort to the requesting Cortex-A9 processor and the Fault Status Register shows this as a SLVERR.

The *Accelerator Coherency Port (ACP)* cannot access any of the registers in this memory region.

Table 2-1 shows register addresses for the Cortex-A9 MPCore processor relative to this base address.

**Table 2-1 Cortex-A9 MPCore memory region**

Offset from <b>PERIPHBASE[31:13]</b>	Peripheral	Description
0x0000 - 0x00FC	SCU registers	Chapter 3 <i>Snoop Control Unit</i>
0x0100 - 0x01FF	Cortex-A9 processor interrupt interfaces	Chapter 4 <i>Interrupt Controller</i>
0x0200 - 0x02FF	Reserved	-
0x0300 - 0x03FF		
0x0400 - 0x04FF		
0x0500 - 0x05FF		

Table 2-1 Cortex-A9 MPCore memory region (continued)

Offset from PERIPHBASE[31:13]	Peripheral	Description
0x0600 - 0x06FF	CPU timer and watchdog	Chapter 5 <i>Timer and Watchdog Registers</i>
0x0700 - 0x07FF	Reserved	Any access to this region causes a DECERR abort exception
0x0800 - 0x08FF		
0x0900 - 0x09FF		
0x0A00 - 0x0AFF		
0x0B00 - 0x0FFF		
0x1000 - 0x1FFF		



# Chapter 3

## Snoop Control Unit

This chapter describes the *Snoop Control Unit* (SCU). It contains the following sections:

- *About the SCU* on page 3-2
- *SCU registers* on page 3-3.

## 3.1 About the SCU

The SCU connects one to four Cortex-A9 processors to the memory system through the AXI interfaces.

The SCU functions are to:

- maintain data cache coherency between the Cortex-A9 processors
- initiate L2 AXI memory accesses
- arbitrate between Cortex-A9 processors requesting L2 accesses
- manage ACP accesses.

———— **Note** ————

The A9 SCU does not support hardware management of coherency of the instruction cache.

---

### 3.1.1 Address filtering

The SCU has the option to have one or two external master ports to the underlying memory system. These master ports are 64-bit AXI read and write ports. In the two master port configuration, the SCU can be given an address range that redirects all memory transactions within this range to the second master port. All other memory transactions are routed to the first master port.

The SCU register bank provides the filtering mode enable bits and the address range selection registers. See *Filtering Start Address Register* on page 3-10, *Filtering End Address Register* on page 3-10 and *SCU Control Register* on page 3-4.

Exclusive accesses always go to port M0 if filtering is off. If filtering is on, exclusive accesses go to port M0 or port M1, depending on the address. If the exclusive access is in the filtering range, it goes to M1, otherwise, it goes to M0.

### 3.1.2 TrustZone extensions

The SCU implements support for the ARM Architecture security extensions. See *SCU Access Control Register (SAC)* on page 3-11 and *SCU Secure Access Control Register (SSAC)* on page 3-12.

### 3.1.3 SCU event monitoring

The individual CPU event monitors can be configured to gather statistics on the operation of the SCU. See the *Cortex-A9 TRM* for a description of event monitoring.

## 3.2 SCU registers

Table 3-1 shows the SCU registers. Addresses are relative to the base address of the region for the SCU memory map, which is **PERIPHBASE[31:13]**. All SCU registers are byte accessible and are reset by **nSCURESET**.

**Table 3-1 SCU registers summary**

Offset from PERIPHBASE [31:13]	Name	Security state		Reset value	Banked	Page
		S	NS			
0x00	SCU Control Register	RW <sup>a</sup>	RW <sup>b</sup>	Implementation defined	N	page 3-4
0x04	SCU Configuration Register	RO	RO	Implementation defined	N	page 3-4
0x08	SCU CPU Power Status Register	RW <sup>a</sup>	RW <sup>b</sup>	-	N	page 3-7
0x0C	Invalidate All In Non-secure State Register	NA	WO <sup>c</sup>	-	Y	page 3-8
0x0C	Invalidate All In Secure State Register	WO <sup>a</sup>	NA	-	Y	page 3-9
0x40	Filtering Start Address Register	RW <sup>a</sup>	RW <sup>b</sup>	Defined by <b>FILTERSTART</b> input	N	page 3-10
0x44	Filtering End Address Register	RW <sup>a</sup>	RW <sup>b</sup>	Defined by <b>FILTEREND</b> input	N	page 3-10
0x50	SCU Access Control (SAC) Register	RW <sup>a</sup>	RW <sup>b</sup>	b1111	N	page 3-11
0x54	SCU Secure Access Control (SSAC) Register	RW <sup>a</sup>	NA	0x0	N	page 3-12


- This register is writable in Secure state if the relevant bit in the SAC register is set.
- This register is writable in Non-secure state if the relevant bits in the SAC and SSAC registers are set.
- This register is writable in Non-secure state if the relevant bit in the SAC register is set.

### 3.2.1 SCU Control Register

The purpose of the SCU Control Register is to:

- enable the SCU
- enable address filtering
- enable parity support.

Figure 3-1 shows the format for this register.



**Figure 3-1 SCU Control Register format**

Table 3-2 shows the SCU Control Register bit functions.

**Table 3-2 SCU Control Register bit functions**

Bits	Name	Description
[31:3]	-	Reserved
[2]	Parity ON	1 = Parity on. 0 = Parity off. This is the default setting. This bit is always zero if support for parity is not implemented.
[1]	Address filtering enable	1 = Addressing filtering on. 0 = Addressing filtering off. The default value is the value of <b>FILTEREN</b> sampled on exit from reset. This bit is always zero if the SCU is implemented in the single master port configuration.
[0]	SCU enable	1 = SCU enable. 0 = SCU disable. This is the default setting.


### 3.2.2 SCU Configuration Register

The purpose of the SCU Configuration Register is to:

- read tag RAM sizes for the Cortex-A9 processors that are present
- determine the Cortex-A9 processors that are taking part in coherency

- read the number of Cortex-A9 processors present.

The SCU Configuration Register is read-only. Figure 3-2 shows the format for this register.



**Figure 3-2 SCU Configuration Register format**

Table 3-3 shows the SCU Configuration Register bit assignments.

**Table 3-3 SCU Configuration Register functions**

Bits	Name	Description
[31:16]	Reserved	<i>Should-Be-Zero</i> (SBZ).
[15:8]	Tag RAM sizes	<p>Bits [15:14] indicate Cortex-A9 processor CPU3 tag RAM size if present.</p> <p>Bits [13:12] indicate Cortex-A9 processor CPU2 tag RAM size if present.</p> <p>Bits [11:10] indicate Cortex-A9 processor CPU1 tag RAM size if present.</p> <p>Bits [9:8] indicate Cortex-A9 processor CPU0 tag RAM size.</p> <p>The encoding is as follows:</p> <p>b11 = 64KB cache, 256 indexes per tag RAM</p> <p>b10 = reserved</p> <p>b01 = 32KB cache, 128 indexes per tag RAM</p> <p>b00 = 16KB cache, 64 indexes per tag RAM.</p>

Table 3-3 SCU Configuration Register functions (continued)

Bits	Name	Description
[7:4]	CPUs SMP	<p>Defines the Cortex-A9 processors that are in <i>Symmetric Multi-processing (SMP)</i> or <i>Asymmetric Multi-processing (AMP)</i> mode.</p> <p>0 = this Cortex-A9 processor is in AMP mode not taking part in coherency or not present. 1 = this Cortex-A9 processor is in SMP mode taking part in coherency.</p> <p>Bit 7 is for CPU3 Bit 6 is for CPU2 Bit 5 is for CPU1 Bit 4 is for CPU0.</p>
[3:2]	Reserved	SBZ
[1:0]	CPU number	<p>Number of CPUs present in the Cortex-A9 MPCore processor</p> <p>b11 = four Cortex-A9 processors, CPU0, CPU1, CPU2, and CPU3 b10 = three Cortex-A9 processors, CPU0, CPU1, and CPU2 b01 = two Cortex-A9 processors, CPU0 and CPU1 b00 = one Cortex-A9 processor, CPU0.</p>

### Enabling coherency mode

By default, each Cortex-A9 processor is not in coherent mode. That is, the SMP bit, bit [6] of the CP15 Auxiliary Control Register, is set to zero. Also, the SCU is not enabled. That is, the SCU enable bit, bit[0] of the SCU Control Register, is set to zero.

To prevent coherent data corruption the sequence to bring the processor into coherency mode is:

1. If the SCU is disabled, enable it by writing a 1 to the SCU enable bit of the SCU Control Register.

ARM recommends that you invalidate the SCU tag RAMs before enabling the SCU. Invalidate the SCU tag RAMs with the appropriate command in the SCU Invalidate All Register. Not invalidating the SCU tag RAMs incurs a performance penalty.

**Note**

This behavior is not guaranteed for future revisions of the product.

2. Set the SMP bit to one.
3. Disable interrupts.
4. Clean and invalidate the data cache.
5. Enable interrupts.





**Table 3-5 SCU Invalidate All Register in non-secure state bit assignment (continued)**

Bits	Name	Description
[11:8]	CPU2 ways	Indicates the ways that must be invalidated for Cortex-A9 MPCore CPU2. Writing to these bits has no effect if the Cortex-A9 MPCore processor has fewer than three Cortex-A9 processors.
[7:4]	CPU1 ways	Indicates the ways that must be invalidated for Cortex-A9 MPCore CPU1. Writing to these bits has no effect if the Cortex-A9 MPCore processor has fewer than two Cortex-A9 processors.
[3:0]	CPU0 ways	Indicates the ways that must be invalidated for Cortex-A9 MPCore CPU0.

### 3.2.5 SCU Invalidate All Register in Secure State

The purpose of the SCU Invalidate All Register in Secure State is to invalidate the SCU tag RAMs on a per Cortex-A9 processor and per way basis. This operation invalidates all lines in the selected ways.

Figure 3-5 shows the format of this register.


**Figure 3-5 SCU Invalidate All Register in Secure state format**

Table 3-6 shows the SCU Invalidate All Register in Secure state bit assignments.


**Table 3-6 SCU Invalidate All Register in Secure state bit assignment**

Bits	Name	Description
[31:16]	-	-
[15:12]	CPU3 ways	Indicates the ways that must be invalidated for Cortex-A9 MPCore CPU3. Writing to these bits has no effect if the Cortex-A9 MPCore processor has fewer than four processors.
[11:8]	CPU2 ways	Indicates the ways that must be invalidated for Cortex-A9 MPCore CPU2. Writing to these bits has no effect if the Cortex-A9 MPCore processor has fewer than three processors.
[7:4]	CPU1 ways	Indicates the ways that must be invalidated for Cortex-A9 MPCore CPU1. Writing to these bits has no effect if the Cortex-A9 MPCore processor has fewer than two processors.
[3:0]	CPU0 ways	Indicates the ways that must be invalidated for Cortex-A9 MPCore CPU0.

### 3.2.6 Filtering Start Address Register

The purpose of the Filtering start address register is to provide the start address for use with master port 1 in a two-master port configuration.

Figure 3-6 shows the format of this register.



**Figure 3-6 Filtering Start Address Register formats**

Table 3-7 shows the bit assignment for the Filtering Start Address Register.

**Table 3-7 Filtering Start Address Register bit assignment**

Bits	Name	Description
[31:20]	Filtering start address	Start address for use with master port 1 in a two-master port configuration when address filtering is enabled. The default value is the value of <b>FILTERSTART</b> sampled on exit from reset.
[19:0]	-	SBZ

See *Configuration signals* on page A-5 for a description of the **FILTERSTART** signal.

### 3.2.7 Filtering End Address Register

The purpose of the Filtering End Address Register is to provide the end address for use with master port 1 in a two-master port configuration. This is an inclusive address so that the topmost megabyte of address space of memory can be included in the filtering address range.

Figure 3-7 shows the format of this register.



**Figure 3-7 Filtering End Address Register format**

Table 3-8 shows the bit assignment for the Filtering End Address Register.

**Table 3-8 Filtering End Address Register bit assignment**

Bits	Name	Description
[31:20]	Filtering end address	End address for use with master port 1 in a two-master port configuration, when address filtering is enabled. The default value is the value of <b>FILTEREND</b> sampled on exit from reset.
[19:0]	-	SBZ


See *Configuration signals* on page A-5 for a description of the **FILTEREND** signal.

### 3.2.8 SCU Access Control Register (SAC)

The SAC register controls access to the following registers on a per Cortex-A9 processor basis:

- *SCU Control Register* on page 3-4
- *SCU CPU Power Status Register* on page 3-7
- *SCU Invalidate All Register in Non-secure State* on page 3-8
- *SCU Invalidate All Register in Secure State* on page 3-9
- *Filtering Start Address Register* on page 3-10
- *Filtering End Address Register* on page 3-10
- *SCU Access Control Register (SAC)*
- *SCU Secure Access Control Register (SSAC)* on page 3-12.

Figure 3-8 shows the format for this register.



**Figure 3-8 SCU Access Control Register bit assignment**

Table 3-9 shows the bit assignment for the SCU Access Control Register.

**Table 3-9 SCU Access Control Register bit assignment**

Bits	Name	Description
[31:4]	SBZ	-
[3]	CPU3	0 = CPU3 cannot access the components <sup>a</sup> 1 = CPU3 can access the components This is the default.
[2]	CPU2	0 = CPU2 cannot access the components. 1 = CPU2 can access the components.This is the default.
[1]	CPU1	0 = CPU1 cannot access the components. 1 = CPU1 can access the components. This is the default.
[0]	CPU0	0 = CPU0 cannot access the components. 1 = CPU0 can access the components. This is the default.

- a. The accessible components are the SAC Register, the SCU Control Register, the SCU CPU Status Register, the SCU Invalidate All Register and the filtering registers.

### 3.2.9 SCU Secure Access Control Register (SSAC)

The purpose of the SCU Secure Access Control Register (SSAC) is to control whether SCU registers can be accessed by the respective Cortex-A9 processors, in Non-secure state. It controls access to the following registers:

- *SCU Control Register* on page 3-4
- *SCU CPU Power Status Register* on page 3-7
- *Filtering Start Address Register* on page 3-10
- *Filtering End Address Register* on page 3-10
- *SCU Access Control Register (SAC)* on page 3-11.

The SSAC also controls access to the timer and watchdog blocks of the respective Cortex-A9 processors.

Figure 3-9 on page 3-13 shows the format of this register.


**Figure 3-9 SCU Secure Access Control Register bit assignment**

Table 3-10 shows the bit assignment for the SCU Secure Access Control Register.

**Table 3-10 SCU Secure Access Control Register bit assignment**

Bits	Name	Description
[31:8]	SBZ	-
[7]	Timer for CPU3	Private timer for CPU3: 0 = Secure accesses only. Non-secure reads return 0. This is the default value. 1 = Secure accesses and Non-secure accesses.
[6]	Timer for CPU2	Private timer for CPU2: 0 = Secure accesses only. Non-secure reads return 0. This is the default value. 1 = Secure accesses and Non-secure accesses.
[5]	Timer for CPU1	Private timer for CPU1: 0 = Secure accesses only. Non-secure reads return 0. This is the default value. 1 = Secure accesses and Non-secure accesses.
[4]	Timer for CPU0	Private timer for CPU0: 0 = Secure accesses only. Non-secure reads return 0. This is the default value. 1 = Secure accesses and Non-secure accesses.
[3]	CPU3	0 = CPU3 cannot write the components <sup>a</sup> 1 = CPU3 can access the components <sup>a</sup> .
[2]	CPU2	0 = CPU2 cannot write the components <sup>a</sup> . 1 = CPU2 can access the components <sup>a</sup> .
[1]	CPU1	0 = CPU1 cannot write the components <sup>a</sup> . 1 = CPU1 can access the components <sup>a</sup> .
[0]	CPU0	0 = CPU0 cannot write the components <sup>a</sup> . 1 = CPU0 can access the components <sup>a</sup> .

- a. The accessible components are the SAC Register, the SCU Control Register, the SCU CPU Status Register, the SCU Invalidate All Register and the filtering registers.

# Chapter 4

## Interrupt Controller

This chapter describes the Interrupt Controller. The Interrupt Controller collates interrupts from a number of sources and arbitrates between them. The chapter contains the following sections:

- *About the Interrupt Controller* on page 4-2
- *Terminology* on page 4-3
- *TrustZone support* on page 4-5
- *About the Interrupt Distributor* on page 4-7
- *Interrupt Distributor interrupt sources* on page 4-9
- *Cortex-A9 processor interfaces* on page 4-11
- *Interrupt distributor programmers model* on page 4-14
- *Cortex-A9 processor interface register descriptions* on page 4-60.

———— **Note** —————

The *PrimeCell Generic Interrupt Controller GIC (PL390)* and the Cortex A9 Interrupt Controller share a programmers model. There are implementation-specific differences.

—————

## 4.1 About the Interrupt Controller

The Interrupt Controller collates interrupts from a large number of sources. It provides:

- masking of interrupts
- prioritization of the interrupts
- distribution of the interrupts to the target Cortex-A9 processors
- tracking the status of interrupts
- generation of interrupts by software
- support for Security Extensions.

The Interrupt Controller is a single functional unit that is located in a Cortex-A9 multiprocessor design.

The Interrupt Controller is memory-mapped. The Cortex-A9 processors access it by using a private interface through the SCU. You can access the Interrupt Controller using **PERIPBASE[31:13]**. See Chapter 2 *Cortex-A9 MPCore Private Memory Region*.

The Interrupt Controller consists of:

### Interrupt distributor

The interrupt distributor handles interrupt detection, interrupt prioritization, and distribution of interrupts to individual CPUs.

### Cortex-A9 processor interfaces

There is one Cortex-A9 processor interface per Cortex-A9 processor. The Cortex-A9 processor interfaces handle

- interrupt acknowledgement
- interrupt masking
- interrupt completion acknowledgement.

### Timer and watchdog interfaces

These interfaces generate interrupts for the Interrupt Controller.

### 4.1.1 Interrupt Controller Clock frequency

The clock period is configured, during integration, as a multiple of the SCU clock period. This multiple,  $N$ , must be greater than or equal to two. As a consequence, the minimum pulse width of signals driving external interrupt lines is  $N$  Cortex-A9 processor clock cycles. See *Clocking* on page 7-2 for a description of **PERIPHCLK** and **PERIPHCLKEN**.

The timers and watchdogs use the same user clock as the interrupt controller.

## 4.2 Terminology

This manual uses the following interrupt terminology for states:

### Active state

A Cortex-A9 processor is servicing the interrupt.

### Active and pending state

A Cortex-A9 processor is servicing the interrupt and the Interrupt Controller has a pending interrupt from the same source.

### Pending state

The Interrupt Controller has received the interrupt but the target Cortex-A9 processor is not servicing the interrupt.

### Inactive state

An interrupt that is not active, active and pending, nor pending.

This manual uses the following interrupt terminology for interrupts:

### Preempted interrupt

While the Cortex-A9 processor is servicing an interrupt, it receives a higher priority interrupt and starts servicing this interrupt. The Cortex-A9 processor suspends servicing the initial interrupt. In this state, the initial interrupt has been preempted.

### *Software Generated Interrupt (SGI)*

Generated by writing to the `sgi_trigger` Register. A maximum of 16 SGIs can be generated for each Cortex-A9 processor interface. See *Software Generated Interrupt Register* on page 4-50.

### *Private Peripheral Interrupt (PPI)*

An interrupt generated by a peripheral that is specific to a single Cortex-A9 processor. There are 4 PPIs for each Cortex-A9 processor interface. See *Interrupt Distributor interrupt sources* on page 4-9.

### *Shared Peripheral Interrupt (SPI)*

An interrupt generated by a peripheral that the Interrupt Controller can route to any, or all, Cortex-A9 processor interfaces.

The Interrupt Controller supports a maximum of 224 SPIs. The permitted values are 0, 32, 64, 96, 128, 160, 192, or 224.

*Lockable Shared Peripheral Interrupts (LSPI)*

There are 31 LSPIs. You can configure and then lock these interrupts against further change using **CFGSDISABLE**. The LSPIs are present only if the SPIs are present. See *SPI Status Registers* on page 4-48.

## 4.3 TrustZone support

The Interrupt Controller permits all implemented interrupts to be individually defined as secure or non-secure. See *Interrupt security registers* on page 4-23.

You can program Secure interrupts to use either the IRQ or FIQ interrupt mechanism of a Cortex-A9 processor through the FIQen bit in the ICPICR Register. See *Processor Interface Control Register* on page 4-60. Non-secure interrupts are always signalled using the IRQ mechanism of a Cortex-A9 processor. See Table 4-1 on page 4-12.

---

**Note**

---

A Cortex-A9 processor might stall an active interrupt if it receives a higher priority interrupt. See *Terminology* on page 4-3 for a definition of Preempted interrupt.

---



---

**Note**

---

A Non-secure access to a register of a Secure interrupt behaves as RAZ/WI.

---

### 4.3.1 Priority formats

The software view of priority fields depends on the status of the access request to the priority field (NS-prot), and the security status (NS-int) of the interrupt that the priority field refers to.

The priority space is partitioned to ensure that secure interrupts can always be given a priority higher than any Non-secure interrupt. The Non-secure domain observes a smaller available range of priority levels than the range available to the secure domain as Figure 4-1 on page 4-6 shows.

In Figure 4-1 on page 4-6, Priority format A shows the format this implementation uses for Secure accesses. Priority format B shows the format this implementation uses for Non-secure accesses. Bit D is the MSB of the Non-secure interrupt priority view. The LSB is always zero. Priority format C shows the non-secure interrupt priority internal format as viewed by Secure accesses. The MSB is usually one and it is automatically set for Non-secure writes.

---

**Note**

---

Priority zero is the highest priority. The lowest priority is priority 0x1F.

---




Figure 4-1 Secure and Non-secure interrupt priority formats

## 4.4 About the Interrupt Distributor

The interrupt distributor holds the list of pending interrupts for each Cortex-A9 processor, and then selects the highest priority interrupt before issuing it to the Cortex-A9 processor interface. Interrupts of equal priority are resolved by selecting the lowest ID.

The interrupt distributor consists of a register-based list of interrupts, their priorities and activation requirements, Cortex-A9 processor targets, and their pending and active status.

The prioritization logic is physically duplicated to enable the selection of the highest priority interrupt for each Cortex-A9 processor.


The interrupt distributor holds the central list of interrupts, processors and activation information, and is responsible for triggering software interrupts to processors.

The Cortex-A9 processor interface acknowledges interrupts and changes interrupt priority masks.

Hardware ensures that an interrupt targeted at several Cortex-A9 processors can only be taken by one Cortex-A9 processor at a time.

The interrupt distributor transmits to the Cortex-A9 processor interfaces their highest pending interrupt. It receives back the information that the interrupt has been acknowledged, and can then change the status of the corresponding interrupt. The Cortex-A9 processor interface also transmits *End of Interrupt Information (EOI)*, enabling the interrupt distributor to update the status of this interrupt from active to inactive.

Figure 4-2 shows the interfaces of the interrupt distributor.



**Figure 4-2 Interrupt Controller interfaces**

#### 4.4.1 Behavior of the Interrupt Distributor

When the interrupt distributor detects an interrupt assertion, it sets the status of the interrupt for the targeted Cortex-A9 processors to pending. Level-triggered interrupts cannot be marked as pending if they are active for at least one Cortex-A9 processor.

For each Cortex-A9 processor the prioritization and selection block searches for the pending interrupt with the highest priority. This interrupt is then sent with its priority to the Cortex-A9 processor interface.

When multiple pending interrupts have the same priority, the selected interrupt is the one with lowest ID. If there are multiple pending software-generated interrupts with the same ID, the lowest Cortex-A9 processor source is selected.

The Cortex-A9 processor interface returns information to the distributor when the Cortex-A9 processor acknowledges (pending to active transition) or clears an interrupt (active to inactive transition). With the given interrupt ID, the interrupt distributor updates the status of this interrupt according to the information sent by the Cortex-A9 processor interface.

When an interrupt is triggered by the Software Interrupt Register or the Set-pending Register, the status of that interrupt for the targeted Cortex-A9 processor or Cortex-A9 processors is set to pending. This interrupt then has the same behavior as a hardware interrupt. The distributor does not differentiate between software and hardware triggered interrupts.

## 4.5 Interrupt Distributor interrupt sources

The interrupt distributor centralizes all interrupt sources before dispatching the highest priority ones to each individual Cortex-A9 processor.

All interrupt sources are identified by a unique ID. All interrupt sources have their own configurable priority and list of targeted Cortex-A9 processors, that is, a list of Cortex-A9 processors that the interrupt is sent to when triggered by the interrupt distributor.

Interrupt sources are of the following types:

### Software Generated Interrupts (SGI)

Each Cortex-A9 processor has private interrupts, ID0-ID15, that can only be triggered by software. These interrupts are aliased so that there is no requirement for a requesting Cortex-A9 processor to determine its own CPU ID when it deals with SGIs. The priority of an SGI depends on the value set by the receiving Cortex-A9 processor in the banked SGI priority registers, not the priority set by the sending Cortex-A9 processor.

### A legacy nFIQ pin, PPI(0)

In legacy FIQ mode the legacy **nFIQ** pin, on a per Cortex-A9 processor basis, bypasses the interrupt distributor logic and directly drives interrupt requests into the Cortex-A9 processor.

When a Cortex-A9 processor uses the Interrupt Controller, rather than the legacy pin in the legacy mode, by enabling its own Cortex-A9 processor interface, the legacy **nFIQ** pin is treated like other interrupt lines and uses ID28.

### Private timer, PPI(1)

Each Cortex-A9 processor has its own private timers that can generate interrupts, using ID29.

### Watchdog timers, PPI(2)

Each Cortex-A9 processor has its own watchdog timers that can generate interrupts, using ID30.

### A legacy nIRQ pin, PPI(3)

In legacy IRQ mode the legacy **nIRQ** pin, on a per Cortex-A9 processor basis, bypasses the interrupt distributor logic and directly drives interrupt requests into the Cortex-A9 processor.

When a Cortex-A9 processor uses the Interrupt Controller (rather than the legacy pin in the legacy mode) by enabling its own Cortex-A9 processor interface, the legacy **nIRQ** pin is treated like other interrupt lines and uses ID31.

### **Shared Peripheral Interrupts (SPI)**

SPIs are triggered by events generated on associated interrupt input lines. The Interrupt Controller can support up to 224 interrupt input lines. The interrupt input lines can be configured to be edge sensitive (posedge) or level sensitive (high level). SPIs start at ID32.

## 4.6 Cortex-A9 processor interfaces

The Cortex-A9 processor interfaces are slaves to the Cortex-A9 processors. The Cortex-A9 processor interfaces handle interrupt priority masking and interrupt preemption.

A pending interrupt is only accepted if its priority is higher than the priority mask and is also higher than the priority of the highest priority active interrupt active on that Cortex-A9 processor. If a pending interrupt is accepted, the effect is that an interrupt request is made to the Cortex-A9 processor for interrupt exception entry.

If the Cortex-A9 processor then reads its Interrupt Acknowledge Register, the Cortex-A9 processor interface records the priority of this interrupt and marks it as active in the interrupt distributor for that Cortex-A9 processor.

If the interrupt is cleared before the Cortex-A9 processor reads its Interrupt Acknowledge Register, for example because of a priority mask change or a write to the Interrupt Pending Clear Register, the Cortex-A9 processor gets the interrupt ID value 1023, indicating a spurious interrupt. If an interrupt is sent by several processors, only the first one gets this interrupt ID and other processors read the spurious ID, or another pending interrupt ID.

The interrupt active to inactive transition is triggered by an Cortex-A9 processor writing the completed Interrupt ID in its End of Interrupt Register.

### 4.6.1 Interrupt output source selection

There are two legacy interrupt inputs, **nFIQ[n]** and **nIRQ[n]**, for each Cortex-A9 processor. When you use the legacy mode, the Interrupt Controller disables the corresponding Cortex-A9 processor interface and it routes the legacy interrupt inputs to the Cortex-A9 processor generating IRQ and FIQ exceptions respectively. Otherwise, these pins are used as **PPI(0)** and **PPI(3)**.

Table 4-1 shows the bits in the ICPICR Register that enable you to select the signals that drive the interrupt outputs of a Cortex-A9 processor interface.

**Table 4-1 Interrupt output source selection**

ICPICR Register			Interrupt output signals	
Bit [3], FIQEn	Bit [1], EnableNS	Bit [0], EnableS	FIQ exception generated by	IRQ exception generated by
0	0	0	nFIQ[n]	nIRQ[n]
0	0	1	nFIQ[n]	Secure interrupts
0	1	0	nFIQ[n]	Non-secure interrupts
0	1	1	nFIQ[n]	Secure and Non-secure interrupts
1	0	0	nFIQ[n]	nIRQ[n]
1	0	1	Secure interrupts	nIRQ[n]
1	1	0	nFIQ[n]	Non-secure interrupts
1	1	1	Secure interrupts	Non-secure interrupts

#### 4.6.2 Using CFGSDISABLE

The Interrupt Controller provides the facility to prevent write accesses to critical configuration registers when you assert **CFGSDISABLE**. This signal controls the read and write behavior for the secure control registers in the distributor and Cortex-A9 processor interfaces, and the *Lockable Shared Peripheral Interrupts* (LSPIs) in the Interrupt Controller.

If you use **CFGSDISABLE**, ARM recommends that you assert **CFGSDISABLE** during the system boot process, after the software has configured the registers. Ideally, the system must only deassert **CFGSDISABLE** if a hard reset occurs.

When **CFGSDISABLE** is HIGH, the Interrupt Controller prevents write accesses to the following registers in the:

##### Distributor

The enable\_s Register. See *Distributor Enable Registers* on page 4-18.

##### Secure interrupts defined by LSPI field in the ic\_type\_reg:

- Interrupt Security Registers. See *Interrupt security registers* on page 4-23.

- Enable Set Registers. See *Enable set registers* on page 4-26.
- Enable Clear Registers. See *Enable clear registers* on page 4-29.
- Pending Set Registers. See *Pending set registers* on page 4-32.
- Pending Clear Registers. See *Pending clear registers* on page 4-34.
- Priority Level Registers. See *Priority level registers* on page 4-38.
- SPI Target Registers. See *SPI Target registers* on page 4-41.
- Interrupt Configuration Register. See *Interrupt Configuration Registers* on page 4-44.

### Cortex-A9 processor interface

The ICPICR Register, except for the EnableNS bit. See *Processor Interface Control Register* on page 4-60.

---

#### Note

---

When **CFGSDISABLE** is HIGH the Interrupt Controller only permits write access to the EnableNS bit. All other bits are read-only.

---

After you assert **CFGSDISABLE**, it changes the register bits to read-only and therefore the behavior of these secure interrupts cannot change, even in the presence of rogue code executing in the secure domain.


## 4.7 Interrupt distributor programmers model

The interrupt distributor contains the following register maps:

- *Distributor register map*
- *Cortex-A9 processor interface register map* on page 4-16.

### 4.7.1 Distributor register map

The distributor has 4KB of memory allocated to it, as Figure 4-3 on page 4-15 shows. See Table 2-1 on page 2-2 for the offset of this page from PERIPHBASE[31:13].



**Figure 4-3 Distributor register map**

In Figure 4-3, the register map address range contains the following regions:

#### **Distributor configuration**

Use these registers to determine the global configuration of the distributor and to control its operating state.

#### **Interrupts configuration**

These registers hold the operating parameters for each interrupt.


**PPI and SPI status**

These registers provide the status of the **PPI** and **SPI** input signals.

**SGI trigger** Use this register to generate a Software Generated Interrupt.

**4.7.2 Cortex-A9 processor interface register map**

Each Cortex-A9 processor interface has 256 bytes of memory allocated to it, as Figure 4-4 shows.



**Figure 4-4 Cortex-A9 processor interface register map**

In Figure 4-4, the register map address range contains the following regions:

**Interface configuration**

Use these registers to control the operating state of the Cortex-A9 processor interface.

**Implementer**

These registers enable the identification of the processor interface by software.

### 4.7.3 Distributor register descriptions

This section describes the registers that the distributor provides. Table 4-2 shows the distributor registers. See Table 2-1 on page 2-2 for the offset of this page from **PERIPBASE[31:13]**.

**Table 4-2 Distributor register summary**

Base	Name	Type	Reset	Width	Description
0x000	enable_s or enable_ns	RW	0x00000000	32	<i>enable_s Register and enable_ns Register bit assignments on page 4-19</i>
0x004	ICDICTR	RO	Configuration dependent	32	<i>Interrupt Controller Type Register on page 4-20</i>
0x008	ICDDIR	RO	0x0000043B	32	<i>Distributor Implementer Identification Register on page 4-22</i>
0x00C - 0x07C	-	-	-	-	Reserved
0x080 - 0x09C	ICDISR	RW <sup>a</sup>	0x00000000	32	<i>Interrupt security registers on page 4-23</i>
0x100 - 0x11C	ICDISER	RW	0x00000000 <sup>b</sup>	32	<i>Enable set registers on page 4-26</i>
0x180 - 0x19C	ICDICER	RW	0x00000000 <sup>b</sup>	32	<i>Enable clear registers on page 4-29</i>
0x200 - 0x21C	IDISPR	RW	0x00000000	32	<i>Pending set registers on page 4-32</i>
0x280 - 0x29C	ICDICPR	RW	0x00000000	32	<i>Pending clear registers on page 4-34</i>
0x300 - 0x31C	ICDABR	RO	0x00000000	32	<i>Active status registers on page 4-37</i>
0x380 - 0x3FC	-	-	-	-	Reserved
0x400 - 0x4FC	ICDIPR	RW	0x00000000	32	<i>Priority level registers on page 4-38</i>
0x7FC	-	-	-	-	Reserved
0x800 - 0x8FC	ICDIPTR	RW <sup>c</sup>	0x00000000	32	<i>SPI Target registers on page 4-41</i>
0xBFC	-	-	-	-	Reserved
0xC00 - 0xC3C	ICDICR	RW	Configuration dependent	32	<i>Interrupt Configuration Registers on page 4-44</i>
0xD00	ppi_status	-	0x00000000	32	<i>PPI Status Register on page 4-47</i>
0xD04 - 0xD1C	spi_status	RO	0x00000000	32	<i>SPI Status Registers on page 4-48</i>
0xD80 - 0xEFC	-	-	-	-	Reserved

Table 4-2 Distributor register summary (continued)

Base	Name	Type	Reset	Width	Description
0xF00	ICDSGIR	WO	-	32	Software Generated Interrupt Register on page 4-50
0xF04 - 0xFCC	-	-	-	-	Reserved
0xFE0 - 0xFEC	periph_id_[4:0]	RO	Configuration dependent	8	Peripheral Identification Registers on page 4-52
0xFF0 - 0xFFC	component_id_[3:0]	RO	-	8	PrimeCell Identification Registers on page 4-56

- You must access this register in Secure state.
- The reset value for the registers that contain the SGI and PPI interrupts is implementation-dependent.
- The registers that control the SGI and PPI interrupts are read-only and the reset value is configuration-dependent.

All registers not described in Table 4-2 on page 4-17 are Reserved and read as zero. Writing to these registers has no effect.

The ICDIPR and ICDIPTR registers are byte and word accessible. All other registers in Table 4-2 on page 4-17 are word accessible.

#### 4.7.4 Distributor Enable Registers

The enable\_s and enable\_ns Register characteristics are:

**Purpose** The enable\_s and enable\_ns Registers control if the distributor responds to external stimulus changes that occur on **SPI** and **PPI**.

**Usage constraints** This register is banked. The register you access depends on the type of access:


**Non-secure access** distributor provides access to the enable\_ns Register.

**Secure access** distributor provides access to the enable\_s Register.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-5 on page 4-19 shows the enable\_ns Register bit assignments and the enable\_s Register bit assignments.



**Figure 4-5 enable\_s Register and enable\_ns Register bit assignments**

Table 4-3 shows the enable\_ns Register bit assignments.

**Table 4-3 enable\_ns Register bit assignments**

Bits	Name	Description
[31:1]	-	SBZ.
[0]	interrupt_in_en	Controls if the distributor responds to changes in the status of its interrupt inputs, <b>SPI</b> or <b>PPI</b> : 0 = disables all Non-secure interrupts control bits in the distributor from changing state because of any external stimulus change that occurs on the corresponding <b>SPI</b> or <b>PPI</b> signals.  <p style="text-align: center;"><b>Note</b></p> The distributor still responds to Non-secure interrupts for: <ul style="list-style-type: none"> <li>• SGIs that are generated by using the <code>sgi_trigger</code> Register</li> <li>• PPIs and SPIS that are generated by using the <code>pending_set</code> Register, or cleared by using the <code>pending_clr</code> Register.</li> </ul> 1 = enables the distributor to update register locations for Non-secure interrupts.

Table 4-4 shows the enable\_s register bit assignments.

**Table 4-4 enable\_s Register bit assignments**

Bits	Name	Description
[31:1]	-	SBZ.
[0]	interrupt_in_en	Controls if the distributor responds to changes in the status of its interrupt inputs, <b>SPI</b> or <b>PPI</b> : 0 = disables all Secure interrupt control bits in the distributor from changing state because of any external stimulus change that occurs on the corresponding <b>SPI</b> or <b>PPI</b> signals.
<p>———— <b>Note</b> —————</p> <p>The distributor still responds to Secure interrupts for:</p> <ul style="list-style-type: none"> <li>• SGIs that are generated by using the sgi_trigger Register</li> <li>• PPIs and SPIs that are generated by using the pending_set Register, or cleared by using the pending_clr Register.</li> </ul> <p>—————</p> <p>1 = enables the distributor to update register locations for Secure interrupts.</p>		

———— **Note** —————

If you disable the distributor when it contains pending interrupts then you might get spurious interrupts after you re-enable the distributor. This occurs when the Cortex-A9 processor interface processes a pending request and immediately after this you disable the distributor and therefore the distributor cannot register the change in state of the interrupt.

#### 4.7.5 Interrupt Controller Type Register

The ic\_type Register characteristics are:

<b>Purpose</b>	provides information about the configuration of the Interrupt Controller.
<b>Usage constraints</b>	There are no usage constraints.
<b>Configurations</b>	Available in all Cortex-A9 multiprocessor configurations.
<b>Attributes</b>	See the register summary in <i>Distributor register map</i> on page 4-15.

Figure 4-6 on page 4-21 shows the ic\_type Register bit assignments.




Figure 4-6 Interrupt Controller Type Register

Table 4-5 shows the `ic_type` bit assignments.

Table 4-5 `ic_type` Register bit assignments

Bits	Name	Description
[31:16]	-	Reserved
[15:11]	LSPI	Returns the number of <i>Lockable Shared Peripheral Interrupts</i> (LSPIs) that the controller contains. The encoding is: b11111 = 31 LSPIs, on <code>INTID[30:0]</code> mapped on IDs 62-32. When <b>CFGSDISABLE</b> is HIGH then the interrupt controller prevents writes to any register locations that control the operating state of an LSPI. See <i>Using CFGSDISABLE</i> on page 4-12.
[10]	Domains	Returns the number of security domains that the controller contains: 1 = the controller contains two security domains. This bit always returns the value one.

Table 4-5 ic\_type Register bit assignments (continued)

Bits	Name	Description
[9:8]	-	SBZ
[7:5]	CPU number	The encoding is: b000 the Cortex-A9 design contains one Cortex-A9 processor. b001 the Cortex-A9 design contains two Cortex-A9 processors. b010 the Cortex-A9 design contains three Cortex-A9 processors. b011 the Cortex-A9 design contains four Cortex-A9 processors. b1xx: Reserved for future extensions.
[4:0]	SPI lines number	The encoding is: b00000 = the distributor provides 32 interrupts <sup>a</sup> , no external interrupt lines. b00001 = the distributor provides 64 interrupts, 32 external interrupt lines. b00010 = the distributor provides 96 interrupts, 64 external interrupt lines. b00011 = the distributor provide 128 interrupts, 96 external interrupt lines. b00100 = the distributor provides 160 interrupts, 128 external interrupt lines. b00101 = the distributor provides 192 interrupts, 160 external interrupt lines. b00110 = the distributor provides 224 interrupts, 192 external interrupt lines. b00111 = the distributor provides 256 interrupts, 224 external interrupt lines. All other values are Reserved for future extension.

- a. The distributor always uses interrupts of IDs 0 to 31 to control any SGIs and PPIs that the Interrupt Controller might contain.

#### 4.7.6 Distributor Implementer Identification Register

The dist\_ident Register characteristics are:

**Purpose** provides information about the implementer and the revision of the controller.

**Usage constraints** There are no usage constraints.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-7 on page 4-23 shows the dist\_ident register bit assignments.

31	24	23	12	11	0
Implementation defined		Revision number		Implementer	

**Figure 4-7 Distributor Implementer Identification Register bit assignments**

Table 4-6 shows the dist\_ident Register bit assignments.

**Table 4-6 Distributor Implementer Identification Register bit assignment**


Bits	Name	Description
[31:24]	Implementation version	For this implementation the value is 0x01.
[23:12]	Revision number	Returns the revision number of the controller. This is r0p0, value 0x000.
[11:0]	Implementer	Implementer number This is 0x43B.

#### 4.7.7 Interrupt security registers

The int\_ns Register characteristics are:

- Purpose** controls the security level of an interrupt, to be either secure or non-secure.
- Usage constraints** You can only access this register with secure read or secure write accesses
- Configurations** Available in all Cortex-A9 multiprocessor configurations.
- Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-8 on page 4-24 shows the int\_ns Register bit assignments.



**Figure 4-8 int\_ns Register bit assignments**

Table 4-7 shows the int\_ns register bit assignments

**Table 4-7 int ns Register bit assignment**

Bits	Name	Description
[31:0]	security_status	<p>Set the appropriate bit to change the security level for the corresponding interrupt to secure. Use as:</p> <p><b>Bit [N] = 0</b> Interrupt N is secure.</p> <p><b>Bit [N] = 1</b> Interrupt N is non-secure.</p> <p>———— <b>Note</b> —————</p> <p>You can only access this register using secure reads and secure writes. If you perform a non-secure read, the controller returns 0x00000000. The controller ignores Non-secure writes.</p>


If you dynamically change the security level of an interrupt then you must take care to flush the controller of all status information for that interrupt, prior to changing its security level.

Interrupts 0 to 31 fields are banked for each Cortex-A9 processor, meaning that Cortex-A9 processors can read and write different values from these registers.

For locations where interrupt IDs are not implemented then the controller:

- ignores writes to these IDs
- returns 0 when it reads from these IDs.

Figure 4-9 on page 4-25 shows the address map that the controller provides, to enable you to configure the security levels for each interrupt type.



**Figure 4-9 Interrupt Security Registers address map**

In Figure 4-9:

- The distributor provides a register at address offset 0x080. This register contains the values for the PPIs and STIs for the corresponding Cortex-A9 processor interface.
- The distributor provides up to 8 registers. If you configure the Interrupt Controller to use fewer than 224 SPIs, then it reduces the number of registers accordingly. For locations where interrupts are not implemented then the distributor:
  - ignores writes to these corresponding bits
  - returns 0 when it reads from these bits.

Each Cortex-A9 processor accesses its own register for the PPIs and SGIs.

### 4.7.8 Enable set registers

The enable\_set Register characteristics are:


**Purpose** Controls an enable bit for each interrupt in the interrupt distributor.

**Usage constraints** There are no usage constraints.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-10 shows the enable\_set Register bit assignments.




**Figure 4-10 enable\_set registers bit assignment**

Table 4-8 shows the enable\_set Register bit assignments.

**Table 4-8 enable\_set Register bit assignments**

Bit	Name	Description
[31:0]	enable_set	<p>Set the appropriate bit to enable the corresponding interrupt.</p> <p>Read as:</p> <p><b>Bit [N] = 0</b>    Interrupt is disabled. The distributor does not forward this interrupt to any Cortex-A9 processor interfaces, when it becomes pending.</p> <p><b>Bit [N] = 1</b>    Interrupt is enabled. When this interrupt is pending the distributor forwards it to the appropriate Cortex-A9 processor interface.</p> <p>Writes:</p> <p><b>Bit [N] = 0</b>    No effect. Use the enable_clr Register to set bit [N] to 0.</p> <p><b>Bit [N] = 1</b>    Enables interrupt.</p> <p>———— <b>Note</b> —————</p> <p>The interrupt that <i>N</i> refers to depends on its bit position and the base address offset of the enable_set Register as Figure 4-11 on page 4-28 shows.</p>

Figure 4-11 on page 4-28 shows the address map that the distributor provides for the SGI, PPI, and SPI interrupts.



**Figure 4-11 Enable set registers address map**

In Figure 4-11:

- The distributor does not provide registers for interrupts < 16 because SGIs are always enabled.
- The distributor provides a register at address offset 0x100. This register contains the values for the PPIs and SGIs for the corresponding Cortex-A9 processor interface.
- The distributor provides up to 8 registers. If you configure the Interrupt Controller to use fewer than 224 SPIs, then it reduces the number of registers accordingly. For locations where interrupts are not implemented then the distributor:
  - ignores writes to the corresponding bits
  - returns 0 when it reads from these bits.

### 4.7.9 Enable clear registers

The enable\_clr Register characteristics are:


**Purpose** controls the disabling of an interrupt.

**Usage constraints** There are no usage constraints.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-12 shows the enable\_clr Register bit assignments.




**Figure 4-12 enable\_clr Registers bit assignment**

Table 4-9 shows the register bit assignments.

**Table 4-9 enable\_clr Register bit assignments**

Bits	Name	Description
[31:0]	enable_clr	<p>Set the appropriate bit to disable the corresponding interrupt.</p> <p>Reads:</p> <p><b>Bit [N] = 0</b> Interrupt is disabled. The distributor does not forward this interrupt to any Cortex-A9 processor interfaces, when it becomes pending.</p> <p><b>Bit [N] = 1</b> Interrupt is enabled. When this interrupt is pending the distributor forwards it to the appropriate Cortex-A9 processor interface.</p> <p>Writes:</p> <p><b>Bit [N] = 0</b> No effect. Use the enable_set Register to set bit [N] to 1.</p> <p><b>Bit [N] = 1</b> Disables interrupt.</p> <p style="text-align: center;"><b>Note</b></p> <p>The interrupt that <i>N</i> refers to depends on its bit position and the base address offset of the enable_clr Register as Figure 4-13 on page 4-31 shows.</p> <p>You cannot disable SGIs.</p>

Figure 4-13 on page 4-31 shows the address map that the distributor provides for the SGI, PPI, and SPI interrupts.



**Figure 4-13 Enable clear registers address map**

The distributor does not provide configuration bits for interrupts < 16 because STIs are always enabled.

The distributor provides a register at address offset 0x180. This register contains the values for the PPIs and STIs for the corresponding Cortex-A9 processor interface.

The distributor provides up to 8 registers. If you configure the Interrupt Controller to use fewer than 224 SPIs, then it reduces the number of registers accordingly. For locations where interrupts are not implemented then the distributor:


- ignores writes to the corresponding bits
- returns 0 when it reads from these bits.

### 4.7.10 Pending set registers

The pending\_set Register characteristics are:


- Purpose** Enables you to set or read the status of interrupts:
- writes enable you to set an interrupt to the pending, or active and pending state.
  - reads provide the status of the interrupts that are pending
- Usage constraints** There are no usage constraints.
- Configurations** Available in all Cortex-A9 multiprocessor configurations.
- Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-14 shows the pending\_set Register bit assignments.



**Figure 4-14 pending\_set registers bit assignments**

Figure 4-15 on page 4-33 shows the pending\_set Register address map.



**Figure 4-15 Pending set registers address map**

In Figure 4-15:


- The values for the SGIs are read-only. However, the distributor updates these bits using the information that the *sti\_trigger* Register contains. See *Software Generated Interrupt Register* on page 4-50.
- The distributor provides a register at address offset 0x200. This register contains the values for the PPIs and SGIs for the corresponding Cortex-A9 processor interface.
- The distributor provides up to 8 registers. If you configure the Interrupt Controller to use fewer than 224 SPIs then it reduces the number of registers accordingly. For locations where interrupts are not implemented then the distributor:
  - ignores writes to the corresponding bits
  - returns 0 when it reads from these bits.

### 4.7.11 Pending clear registers

The pending\_clr Register characteristics are:

- Purpose** Enables you to clear or read the status of interrupts:
- writes enable you to clear an interrupt to the pending, or active and pending state.
  - reads provide the status of the interrupts that are pending
- Usage constraints** There are no usage constraints.
- Configurations** Available in all Cortex-A9 multiprocessor configurations.
- Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-16 shows the pending\_clr Register bit assignments.




**Figure 4-16 pending\_clr Register bit assignments**

Table 4-10 shows the register bit assignments.

**Table 4-10 pending\_clr Register bit assignments**

Bits	Name	Description
[31:0]	pending_clr	<p>Set the appropriate bit to clear the pending state of the corresponding interrupt.</p> <p>Read as:</p> <p><b>Bit [N] = 0</b> Interrupt is not pending, but is either inactive or active.</p> <p><b>Bit [N] = 1</b> Interrupt is either pending or active and pending.</p> <p>Writes:</p> <p><b>Bit [N] = 0</b> No effect. Use the pending_set Register to set bit [N] to 1.</p> <p><b>Bit [N] = 1</b> Clears interrupt from the pending state.</p> <hr/> <p style="text-align: center;"><b>Note</b></p> <p>The interrupt that <i>N</i> refers to depends on its bit position and the base address offset of the pending_clr Register as Figure 4-17 on page 4-36 shows.</p> <p>The distributor is unable to clear an interrupt from the pending state when this interrupt is configured as level-sensitive and is still asserted by a peripheral.</p> <hr/> <p>The distributor ignores writes for SGI [15:0].</p>

Figure 4-17 on page 4-36 shows the address map that the distributor provides for the SGI, PPI, and SPI interrupts.



**Figure 4-17 Pending clear registers address map**

In Figure 4-17:


- The values for the SGIs are read-only. The distributor updates these bits using the information that the `sti_trigger` Register contains.
- The distributor provides a register at address offset `0x280`. This register contains the values for the PPIs and SGIs for the corresponding Cortex-A9 processor interface.
- The distributor provides up to 8 registers. If you configure the Interrupt Controller to use fewer than 224 SPIs then it reduces the number of registers accordingly. For locations where interrupts are not implemented then the distributor:
  - ignores writes to the corresponding bits
  - returns 0 when it reads from these bits.

### 4.7.12 Active status registers

The active\_status Register characteristics are:

- Purpose** Provides the active status of interrupts.
- Usage constraints** There are no usage constraints.
- Configurations** Available in all Cortex-A9 multiprocessor configurations.
- Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-18 shows the active\_status Register bit assignments.




**Figure 4-18 active\_status register bit assignments**

Table 4-11 shows the active\_status bit assignments.

**Table 4-11 active\_status Register bit assignments**

Bits	Name	Description
[31:0]	active_status	<p>Returns the active status of the corresponding interrupt.</p> <p>Read as:</p> <p><b>Bit [N] = 0</b> Interrupt is not active and is therefore either inactive or pending.</p> <p><b>Bit [N] = 1</b> Interrupt is either active or active and pending.</p> <p><b>Note</b></p> <p>The interrupt that <i>N</i> refers to depends on its bit position and the base address offset of the active_status Register as Figure 4-19 on page 4-38 shows.</p>



**Figure 4-19 Active status registers address map**

In Figure 4-19:

- The distributor provides a register at address offset 0x300. This register contains the values for the PPIs and SGIs for the corresponding Cortex-A9 processor interface.
- The distributor provides up to 8 registers. If you configure the Interrupt Controller to use fewer than 224 SPIs then it reduces the number of registers accordingly. For locations where interrupts are not implemented then the distributor returns 0.

### 4.7.13 Priority level registers

The priority\_level Register characteristics are:

**Purpose**

Enables you to set or read the priority level of an interrupt:


- writes enable you to set the priority level of an interrupt
- reads a register provide the priority level of an interrupt.

**Usage constraints** The distributor supports byte accesses to these 32-bit registers to enable you to update the priority level for a single interrupt.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-20 shows the priority\_level Register bit assignments. See also *Priority formats* on page 4-5.




**Figure 4-20 Interrupt priority registers format for 32 priority levels**

Table 4-12 shows the priority\_level Register bit assignments.

**Table 4-12 Interrupt bit priority registers bit assignments**

Bits	Name	Description
[31:27]	priority level for interrupt n+3	Set the priority level of an interrupt to a priority level that your interrupt controller provides. The priority levels are: 0x00 = highest priority level 0x01 = second highest priority level 0x02 = third highest priority level
[26:24]	SBZ	
[23:19]	priority level for interrupt n+2	
[18:16]	SBZ	.
[15:11]	priority level for interrupt n+1	.
[10:8]	SBZ	.
[7:3]	priority level for interrupt n	0x1F = lowest priority level.
[2:0]	SBZ	-

Figure 4-21 on page 4-40 shows the address map that the controller provides for the SGI, PPI, and SPI interrupts.



**Figure 4-21 priority-level Registers address map**

In Figure 4-21:

- The distributor provides registers at address offset 0x400-0x41C that contain the values for the PPIs and STIs for the corresponding Cortex-A9 processor interface.
- The distributor provides up to 64 registers. If you configure the interrupt controller to use fewer than 224 SPIs then it reduces the number of registers accordingly. For locations where interrupts are not implemented then the distributor:
  - ignores writes to the corresponding bits
  - returns 0 when it reads from these bits.

#### 4.7.14 SPI Target registers

The spi\_target Register characteristics are:

- Purpose** Enables you to program how many of the four Cortex-A9 processor interfaces are sent a pending interrupt.
- Usage constraints** The distributor does not provide the spi\_target Registers for single-processor systems because all interrupts can only have one destination. Under these circumstances, the distributor returns 0x00000000 and writes are ignored.
- Configurations** Available in all Cortex-A9 multiprocessor configurations.
- Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-22 shows the spi\_target Register bit assignments.




Figure 4-22 spi\_target Register bit assignments

The distributor supports byte accesses to these 32-bit registers, to enable you to update the target Cortex-A9 processor list for a single SPI. Table 4-13 shows the register bit assignments.

**Table 4-13 spi\_target Register bit assignments**

Bits	Name	Description
[31:24]	spi_target for interrupt N+3	Configures which of the four Cortex-A9 processors that the interrupt distributor routes an SPI to. The options are: <b>Bit [24]=1, Bit [16]=1, Bit [8]=1, Bit [0]=1</b>
[23:16]	spi_target for interrupt N+2	the distributor routes interrupt to CPU0. <b>Bit [25]=1, Bit [17]=1, Bit [9]=1, Bit [1]=1</b>
[15:8]	spi_target for interrupt N+1	the distributor routes interrupt to CPU1. <b>Bit [26]=1, Bit [18]=1, Bit [10]=1, Bit [2]=1</b>
[7:0]	spi_target for interrupt N	the distributor routes interrupt to CPU2. <b>Bit [27]=1, Bit [19]=1, Bit [11]=1, Bit [3]=1</b> the distributor routes interrupt to CPU3.

**Note**


The interrupt that *N* refers to, depends on its bit position and the base address offset of the spi\_target Register as Figure 4-23 on page 4-43 shows.

If you change the target Cortex-A9 processors for an SPI that is pending then the distributor immediately uses the new information and changes the target Cortex-A9 processors for that SPI.

If you change the target Cortex-A9 processors for an SPI that is active and pending then the:

- distributor immediately reassigns the pending interrupt, using the new target Cortex-A9 processor information
- SPI remains active on the original target Cortex-A9 processors.

Figure 4-23 on page 4-43 shows the address map that the distributor provides for the SGI, PPI, and SPI interrupts.



**Figure 4-23 spi\_target Register address map**

In Figure 4-23:

- The distributor does not provide registers for interrupts < 32. The distributor returns the number of the Cortex-A9 processor that performs the read, otherwise the distributor returns 0x00.
- For systems that support fewer than four Cortex-A9 processors, the distributor:
  - ignores writes to non-implemented bits
  - returns 0 when it reads from these non-implemented bits.
- The distributor provides up to 24 registers. If you configure the Interrupt Controller to use fewer than 224 SPIs then it reduces the number of registers accordingly. For locations where interrupts are not implemented then the distributor:
  - ignores writes to the corresponding bits
  - returns 0 when it reads from these bits.

For systems that support only one Cortex-A9 processor, all these Cortex-A9 processor spi\_target Registers read as zero, and writes are ignored.

### 4.7.15 Interrupt Configuration Registers

The int\_config Register characteristics are:

- Purpose**
  - Programs an SPI to be either:
    - active HIGH level-sensitive
    - rising-edge sensitive.
  - Reads the interrupt configuration of PPIs and SGIs.
- Usage constraints** ARM recommends that you only change the interrupt configuration when an SPI is disabled. Changing the configuration when an SPI is enabled might cause unpredictable behavior.  
 You must use the enable\_clr Register to disable an SPI. See *Enable clear registers* on page 4-29. This register is byte accessible.
- Configurations** Available in all Cortex-A9 multiprocessor configurations.
- Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-24 shows the int\_config Register bit assignments.





Figure 4-24 int\_config Register bit assignments

Table 4-14 shows the int\_config Register bit assignments.

**Table 4-14 int\_config Register bit assignments**

<b>Bits</b>	<b>Name</b>	<b>Description</b>
[31:0]	int_config for interrupt N to interrupt N+15	<p>Each bit-pair describes the interrupt configuration for an interrupt. The options for each pair depend on the interrupt type as follows:</p> <p><b>SGI</b>            The bits are read-only and a bit-pair always reads as b10. Therefore each interrupt is active HIGH level sensitive.</p> <p><b>PPI</b>            The bits are read-only</p> <p><b>PPI[0] and [3]:b01</b>                   interrupt is active HIGH level sensitive.</p> <p><b>PPI[1] and [2]:b11</b>                   interrupt is rising-edge sensitive.</p> <p>See Table 4-15 on page 4-48.</p> <p><b>SPI</b>            The LSB bit of a bit-pair is read-only and is always b1. You can program the MSB bit of the bit-pair to alter the triggering sensitivity as follows:</p> <p><b>b01</b>            interrupt is active HIGH level sensitive</p> <p><b>b11</b>            interrupt is rising-edge sensitive.</p> <p>———— <b>Note</b> ————</p> <p>The interrupt that <i>N</i> refers to, depends on its bit position and the base address offset of the int_config Register as Figure 4-25 on page 4-46 shows.</p>

Figure 4-25 on page 4-46 shows the address map that the distributor provides for the SGI, PPI, and SPI interrupts.



**Figure 4-25 int\_config Register address map**

In Figure 4-25:


- The distributor returns b10, for each bit-pair, when you read the value for interrupts < 16.
- You cannot update the interrupt configuration for PPIs.
- The distributor provides a register at address offset 0xC04. This register contains the values for the PPIs for the corresponding Cortex-A9 processor interface.
- The distributor provides up to 16 registers. If you configure the Interrupt Controller to use fewer than 224 SPIs then it reduces the number of registers accordingly. For locations where interrupts are not implemented then the distributor:
  - ignores writes to the corresponding bits
  - returns 0 when it reads from these bits.

### 4.7.16 PPI Status Register

The ppi\_status Register characteristics are:

- Purpose** Enables a Cortex-A9 processor to access the status of the private inputs on the distributor:
- PPI(3) is for **nIRQ<n>**
  - PPI(2) is for watchdog interrupts
  - PPI(1) is for timer interrupts
  - PPI(0) is for **nFIQ<n>**.
- Usage constraints** A Cortex-A9 processor can only read the status of its own **PPI** and therefore cannot read the status of **PPI** for other Cortex-A9 processors.
- Configurations** Available in all Cortex-A9 multiprocessor configurations.
- Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-26 shows the ppi\_status Register bit assignments.



**Figure 4-26 ppi\_status Register bit assignments**

Table 4-15 lists the register bit assignments.

**Table 4-15 ppi\_status Register bit assignments**

Bits	Name	Description
[31:16]	-	Reserved
[15:12]	ppi_status	Returns the status of the <b>PPI(3:0)</b> inputs on the distributor: PPI(3) and PPI(0) are active LOW, so if the interrupt line is set to 0, then the corresponding bit is 1. For PPI(2) and PPI(1) if the interrupt line is active then the corresponding bit is 1.  <div style="text-align: center;"> <p>———— <b>Note</b> —————</p> <p>These bits return the actual status of the <b>PPI(3:0)</b> signals. The pending_set and pending_clr Registers also can provide the <b>PPI(3:0)</b> status but because you can write to these registers then they might not contain the actual status of the <b>PPI(3:0)</b> signals.</p> </div>
[11:0]	-	SBZ

#### 4.7.17 SPI Status Registers

The spi\_status Register characteristics are:


**Purpose** Enables a Cortex-A9 processor to access the status of the **INT[31:0]** inputs on the distributor.

**Usage constraints** There are no usage constraints.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-27 on page 4-49 shows the spi\_status Register bit assignments.




**Figure 4-27 spi\_status Register bit assignments**

Table 4-16 shows the spi\_status Register bit assignments.

**Table 4-16 spi\_status Register bit assignments**

Bits	Name	Description
[31:0]	spi_status	<p>Returns the status of the <b>INT[31:0]</b> inputs on the distributor:</p> <p><b>Bit [X] = 0</b>    <b>INT[X]</b> is LOW</p> <p><b>Bit [X] = 1</b>    <b>INT[X]</b> is HIGH.</p> <p>———— <b>Note</b> —————</p> <p>The <b>INT</b> that <i>X</i> refers to depends on its bit position and the base address offset of the spi_status Register as Figure 4-28 on page 4-50 shows.</p> <p>These bits return the actual status of the <b>INT</b> signals. The pending_set and pending_clr Registers can also provide the <b>INT</b> status but because you can write to these registers then they might not contain the actual status of the <b>INT</b> signals.</p>

Figure 4-28 on page 4-50 shows the address map that the distributor provides for the SPIs.



**Figure 4-28 spi\_status Register address map**

In Figure 4-28 the values for the SPIs are read-only. The distributor provides a register at address offset 0xD04. This register contains the values for the SPIs for the corresponding Cortex-A9 processor interface. The distributor provides up to 7 registers. If you configure the Interrupt Controller to use fewer than 224 SPIs then it reduces the number of registers accordingly. For locations where interrupts are not implemented then the distributor:

- ignores writes to the corresponding bits
- returns 0 when it reads from these bits.

#### 4.7.18 Software Generated Interrupt Register

The `sgi_trigger` Register characteristics are:

- Purpose** Controls the issue of software interrupts.
- Usage constraints** There are no usage constraints.
- Configurations** Available in all Cortex-A9 multiprocessor configurations.
- Attributes** See the register summary in Table 4-2 on page 4-17.

Figure 4-29 on page 4-51 shows the `sgi_trigger` Register bit assignments.


**Figure 4-29 sgi\_trigger Register bit assignments**

Table 4-17 shows the sgi\_trigger Register bit assignments.

**Table 4-17 sgi\_trigger Register bit assignments**

Bits	Name	Description
[31:26]	-	SBZ.
[25:24]	Target List Filter	<p>Controls the filtering that the distributor performs on software interrupts as follows:</p> <p>b00 = the distributor sends the interrupt to Cortex-A9 processors that the CPU Target List field specifies<sup>a</sup></p> <p>b01 = the distributor sends the interrupt to all Cortex-A9 processors except the Cortex-A9 processor that requested the interrupt</p> <p>b10 = the distributor sends the interrupt to the Cortex-A9 processor that requested the interrupt</p> <p>b11 = reserved.</p>
[23:20]	-	SBZ
[19:16]	CPU Target List	<p>Selects which Cortex-A9 processors the distributor signals a software interrupt to. Each bit selects the following Cortex-A9 processor interface:</p> <p><b>Bit [19] = 1</b> the distributor signals a pending interrupt to Cortex-A9 processor interface 3.</p> <p><b>Bit [18] = 1</b> the distributor signals a pending interrupt to Cortex-A9 processor interface 2.</p> <p><b>Bit [17] = 1</b> the distributor signals a pending interrupt to Cortex-A9 processor interface 1.</p> <p><b>Bit [16] = 1</b> the distributor signals a pending interrupt to Cortex-A9 processor interface 0.</p> <p>You can set one or more bits, to signal an SGI to as many Cortex-A9 processors as you require.</p>

Table 4-17 `sgi_trigger` Register bit assignments (continued)

Bits	Name	Description
[15]	SATT	You can only access the <i>Security ATtribute</i> (SATT) bit using a secure write. Use as: 0 = the distributor uses a secure interrupt for the interrupt that STI_INTID specifies 1 = the distributor uses a non-secure interrupt for the interrupt that STI_INTID specifies. This value must match the security setting for the interrupt in the receiving processor interface.
[14:4]	-	SBZ.
[3:0]	SGL_INTID	Set this to the ID of the software interrupt that the distributor signals to the Cortex-A9 processors, that the CPU Target List field and Target Filter List field define. Write as: b0000 = the distributor signals SGI0 to the selected Cortex-A9 processors b0001 = the distributor signals SGI1 to the selected Cortex-A9 processors b0010 = the distributor signals SGI2 to the selected Cortex-A9 processors b0011 = the distributor signals SGI3 to the selected Cortex-A9 processors . . . b1111 = the distributor signals SGI15 to the selected Cortex-A9 processors.

- a. If both the Target List Filter and the CPU Target List are `0x00`, then the distributor does not permit the interrupt that SGI\_INTID specifies to become pending on any Cortex-A9 processor.

#### 4.7.19 Peripheral Identification Registers


The `periph_id_[4:0]` Registers provide information about the configuration of the peripheral. Table 4-2 on page 4-17 shows the address base offset, reset value, and access type for these registers.

Each register provides eight bits of data but because some fields span across two adjacent `periph_id` registers then the following sections describe them:

- *periph\_id\_[3:0] register group*
- *periph\_id\_[7:4] register group* on page 4-55

##### **periph\_id\_[3:0] register group**

Figure 4-30 on page 4-53 shows the `periph_id_[3:0]` register group bit assignments.



**Figure 4-30 periph\_id\_[3:0] Register bit assignments**

Table 4-18 shows the periph\_id\_[3:0] register group bit assignments.

**Table 4-18 periph\_id\_[3:0] Register bit assignments**

Bits	Name	Description
[31:28]	RevAnd	These bits read as 0x0.
[27:24]	mod_number	Identifies data that is relevant to the ARM partner.
[23:20]	revision	Identifies the major revision number, <i>n</i> , of the peripheral. The revision number starts from 0 and is revision-dependent.
[19]	jedec_used	Identifies if the IC uses the JEP106 manufacturer's identity code.
[18:12]	JEP106[6:0]	Identifies the designer. This is set to b0111011, to indicate that ARM designed the peripheral.
[11:0]	part_number	Identifies the peripheral. The part number for the GIC is 0x390.

The following subsections describe the periph\_id\_[3:0] registers:

- *Peripheral Identification Register 0* on page 4-54
- *Peripheral Identification Register 1* on page 4-54
- *Peripheral Identification Register 2* on page 4-54
- *Peripheral Identification Register 4* on page 4-56.

**Peripheral Identification Register 0**

The `periph_id_0` Register is hard-coded and the fields in the register control the reset value. Table 4-19 shows the register bit assignments.

**Table 4-19 periph\_id\_0 Register bit assignments**

Bits	Name	Description
[31:8]	-	Reserved, read undefined
[7:0]	<code>part_number_0</code>	These bits read back as 0x90

**Peripheral Identification Register 1**

The `periph_id_1` Register is hard-coded and the fields in the register control the reset value. Table 4-20 shows the register bit assignments.

**Table 4-20 periph\_id\_1 Register bit assignments**

Bits	Name	Description
[31:8]	-	Reserved, read undefined.
[7:4]	<code>jep106_id_3_0</code>	JEP106 identity code [3:0]. See the <i>JEP106, Standard Manufacturer's Identification Code</i> . These bits read back as 0xB because ARM is the designer of the peripheral.
[3:0]	<code>part_number_1</code>	These bits read back as 0x3.

**Peripheral Identification Register 2**

The `periph_id_2` Register is hard-coded and the fields in the register control the reset value. Table 4-21 shows the register bit assignments.

**Table 4-21 periph\_id\_2 Register bit assignments**

Bits	Name	Description
[31:8]	-	Reserved, read undefined.
[7:4]	Architecture number	The architecture number of the IC. For revision r0p1, these bits read back as 0x1.
[3]	<code>jedec_used</code>	This indicates that the IC uses a manufacturer's identity code that was allocated by JEDEC according to JEP106. This bit always reads back as 0x1.
[2:0]	<code>jep106_id_6_4</code>	JEP106 identity code [6:4]. See the <i>JEP106, Standard Manufacturer's Identification Code</i> . These bits read back as b011 because ARM is the designer of this peripheral.

### Peripheral Identification Register 3


The `periph_id_3` Register is hard-coded and the fields in the register control the reset value. Table 4-22 shows the register bit assignments.

**Table 4-22 `periph_id_3` Register bit assignments**

Bits	Name	Description
[31:8]	-	Undefined.
[7:4]	RevAnd	These bits read as 0x0.
[3:0]	mod_number	The customer can update this field if they modify the RTL of the Interrupt Controller. ARM set this to 0x0.

### `periph_id_[7:4]` register group

Figure 4-31 shows the `periph_id_[7:4]` register group bit assignments.



**Figure 4-31 `periph_id_[7:4]` Register bit assignments**

Table 4-23 shows the `periph_id_[7:4]` register group bit assignments.

**Table 4-23 `periph_id_[7:4]` Register bit assignments**

Bits	Name	Description
[31:8]	-	-
[7:4]	4KB count	Identifies the address space that the registers occupy. See Table 4-24 on page 4-56.
[3:0]	jep106_c_code	Identifies the JEP106 continuation code. See Table 4-24 on page 4-56.

The following subsection describe the `periph_id_[7:4]` register:

- *Peripheral Identification Register 4.*

#### **Peripheral Identification Register 4**

The `periph_id_4` Register is hard-coded and the fields in the register control the reset value. Table 4-24 shows the register bit assignments.

**Table 4-24 `periph_id_4` Register bit assignments**

Bits	Name	Description
[31:8]	-	Undefined.
[7:4]	4KB count	The number of 4KB address blocks you require, to access the registers, expressed in powers of 2. These bits read back as 0x0.
[3:0]	<code>jep106_c_code</code>	The JEP106 continuation code value represents how many 0x7F continuation characters occur in the manufacturer's identity code. See <i>JEP106, Standard Manufacturer's Identification Code</i> . These bits read back as 0x4.

### 4.7.20 PrimeCell Identification Registers

The `component_id_[3:0]` Registers are four eight-bit wide registers, that can conceptually be treated as a single register that holds a 32-bit PrimeCell ID value. You can use the register for automatic BIOS configuration. The `component_id` Register is set to 0xB105F00D. Table 4-2 on page 4-17 lists the address base offset, reset value, and access type for these registers.

Table 4-25 lists the register bit assignments.

**Table 4-25 `component_id` Register bit assignments**


<b>component_id_0-3 register</b>				
Bits	Reset value	Register	Bits	Description
-	-	<code>component_id_3</code>	[31:8]	Read undefined
[31:24]	0xB1	<code>component_id_3</code>	[7:0]	These bits read back as 0xB1
-	-	<code>component_id_2</code>	[31:8]	Read undefined
[23:16]	0x05	<code>component_id_2</code>	[7:0]	These bits read back as 0x05
-	-	<code>component_id_1</code>	[31:8]	Read undefined

Table 4-25 component\_id Register bit assignments (continued)

component_id_0-3 register				
Bits	Reset value	Register	Bits	Description
[15:8]	0xF0	component_id_1	[7:0]	These bits read back as 0xF0
-	-	component_id_0	[31:8]	Read undefined
[7:0]	0x0D	component_id_0	[7:0]	These bits read back as 0x0D

Figure 4-32 shows the register bit assignments.

Actual register bit assignment



Conceptual register bit assignment

**Figure 4-32 PrimeCell ID Register bit assignments**

The following subsections describe the component\_id Registers:

- *PrimeCell Identification Register 0* on page 4-58
- *PrimeCell Identification Register 1* on page 4-58
- *PrimeCell Identification Register 2* on page 4-58
- *PrimeCell Identification Register 3* on page 4-59.

## PrimeCell Identification Register 0

The component\_id\_0 Register is hard-coded and the fields in the register control the reset value. Table 4-26 lists the register bit assignments.

**Table 4-26 component\_id\_0 Register bit assignments**

Bits	Name	Description
[31:8]	-	Reserved, read undefined
[7:0]	component_id_0	These bits read back as 0x00

## PrimeCell Identification Register 1

The component\_id\_1 Register is hard-coded and the fields in the register control the reset value. Table 4-27 lists the register bit assignments.

**Table 4-27 component\_id\_1 Register bit assignments**

Bits	Name	Description
[31:8]	-	Reserved, read undefined
[7:0]	component_id_1	These bits read back as 0xF0

## PrimeCell Identification Register 2

The component\_id\_2 Register is hard-coded and the fields in the register control the reset value. Table 4-28 lists the register bit assignments.

**Table 4-28 component\_id\_2 Register bit assignments**

Bits	Name	Description
[31:8]	-	Reserved, read undefined
[7:0]	component_id_2	These bits read back as 0x5

### PrimeCell Identification Register 3

The component\_id\_3 Register is hard-coded and the fields in the register control the reset value. Table 4-29 lists the register bit assignments.

**Table 4-29 component\_id\_3 Register bit assignments**

Bits	Name	Description
[31:8]	-	Reserved, read undefined
[7:0]	component_id_3	These bits read back as 0xB1

## 4.8 Cortex-A9 processor interface register descriptions

This section describes the registers that each Cortex-A9 processor interface provides. Table 4-30 shows the Cortex-A9 processor interface registers.

**Table 4-30 Cortex-A9 processor interface register summary**

Base	Name	Type	Reset	Width	Description
0x000	ICPICR	RW	0x00000000	32	<i>Processor Interface Control Register</i>
0x004	ICCIPMR	RW	0x00000000	32	<i>Priority Mask Register</i> on page 4-63
0x008	ICCBPR	RW	0x2 0x3	32	<i>Binary Point Register</i> on page 4-64
0x00C	ICCIAR	RO	0x000003FF	32	<i>Interrupt Acknowledge Register</i> on page 4-68
0x010	ICCEOIR	WO	-	32	<i>End Of Interrupt Register</i> on page 4-69
0x014	ICCRPR	RO	0x000000FF	32	<i>Running Priority Register</i> on page 4-71
0x018	ICCHPIR	RO	0x000003FF	32	<i>Highest Pending Interrupt Register</i> on page 4-72
0x01C <sup>a</sup>	ICCABPR	RW	0x3	32	<i>Aliased Non-secure Binary Point Register</i> on page 4-73
0xFC	ICPIIR	RO	0x3901043B	32	<i>Processor Interface Implementer Identification Register</i> on page 4-74

a. This address location is only accessible when the Cortex-A9 processor performs a Secure access.

### 4.8.1 Processor Interface Control Register

The ICPICR Register characteristics are:

**Purpose** Controls the operating state of a Cortex-A9 processor interface.

**Usage constraints** This register is banked. The register you access depends on the type of access:

**Non-secure access**

Cortex-A9 processor interface provides access to the control\_ns Register.


**Secure access**

Cortex-A9 processor interface provides access to the ICPICR Register.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.


**Attributes** See the register summary in Table 4-30 on page 4-60.

Figure 4-33 shows the ICPICR Register bit assignments.



**Figure 4-33 ICPICR Register bit assignments**

Figure 4-34 shows the control\_ns Register bit assignments.



**Figure 4-34 control\_ns Register bit assignments**

Table 4-31 shows the ICPICR Register bit assignments when you perform a secure access.

**Table 4-31 ICPICR Register bit assignments**

Bits	Name	Description
[31:5]	-	SBZ.
[4]	SBPR	Controls which Binary Pointer Register the Cortex-A9 processor interface uses when it performs a preemptive calculation. The options are: 0 = secure interrupts use the bin_pt_s Register and non-secure interrupts use the bin_pt_ns Register 1 = secure read and writes access the secure binary point register directly. Non-secure writes are ignored, and non-secure reads return the value in the secure binary point register plus 1, with the addition saturating at a value of 7. <i>See Priority formats on page 4-5 and Binary Point Register on page 4-64.</i>
[3]	FIQEn	Enables the Cortex-A9 processor interface to send secure interrupts using the <b>nFIQ</b> signal. 0 = the Cortex-A9 processor interface uses <b>nIRQ</b> when signaling secure or non-secure interrupts. 1 = the Cortex-A9 processor interface uses <b>nFIQ</b> when signaling secure interrupts, and <b>nIRQ</b> when signaling non-secure interrupts.
[2]	AckCtl <sup>a</sup>	When a Cortex-A9 processor performs a secure read of the ICCIAR Register and the highest priority interrupt is non-secure, this bit controls the acknowledge response as follows: 0 = The Cortex-A9 processor interface returns a value of 1022 and the interrupt remains pending. 1 = The Cortex-A9 processor interface returns the ID of the non-secure interrupt and acknowledges the interrupt. The interrupt changes state to active, or active and pending.  When a Cortex-A9 processor performs a secure write to the EOI Register to signal the completion of a non-secure interrupt, this bit controls if the Interrupt Controller clears the interrupt as follows: 0 = the Interrupt Controller ignores the write and the interrupt remains active, or active and pending 1 = the Interrupt Controller changes the interrupt status to inactive, or pending.
[1]	EnableNS <sup>b</sup>	Non-secure enable for the Cortex-A9 processor interface: 0 = disables the Cortex-A9 processor interface from sending non-secure interrupts to the Cortex-A9 processor 1 = enables the Cortex-A9 processor interface to send non-secure interrupts to the Cortex-A9 processor.
[0]	EnableS	Secure enable for the Cortex-A9 processor interface: 0 = disables the Cortex-A9 processor interface from sending secure interrupts to the Cortex-A9 processor 1 = enables the Cortex-A9 processor interface to send secure interrupts to the Cortex-A9 processor.

- a. This bit modifies the behavior of some secure accesses to the ICCIAR Register and the EOI Register.
- b. This is an alias of the Enable bit in the control\_ns Register.

---

**Note**

---

If you disable a Cortex-A9 processor interface when it contains pending interrupts then you might get spurious interrupts after you re-enable the Cortex-A9 processor interface.

---

Table 4-32 shows the control\_ns Register bit assignments when you perform a non-secure access.

**Table 4-32 control\_ns Register bit assignments**

Bits	Name	Description
[31:1]	-	SBZ.
[0]	Enable	Enable for the Cortex-A9 processor interface: 0 = disables the Cortex-A9 processor interface from sending Non-secure interrupts to the Cortex-A9 processor 1 = enables the Cortex-A9 processor interface to send Non-secure interrupts to the Cortex-A9 processor.

### Legacy interrupt support

You can configure the ICPICR Register so that the Interrupt Controller supports the **nIRQ** and **nFIQ** signals of a Cortex-A9 processor, with interrupts passing through the Cortex-A9 processor interface with no interrupt processing. Table 4-1 on page 4-12 shows the pass-through behavior.

## 4.8.2 Priority Mask Register

The ICCIPMR Register characteristics are:


- |                          |   |
|--------------------------|---|
| <b>Purpose</b>           | Enables the Cortex-A9 processor to set a priority level mask.   |
| <b>Usage constraints</b> | <ul style="list-style-type: none"> <li>• The Cortex-A9 processor interface cannot send interrupts to the Cortex-A9 processor that have a priority level that is lower than, or equal to, the priority level that the mask contains.</li> <li>• For Non-secure writes the Cortex-A9 processor interface ignores the write, if prior to this command the mask contained a value in the upper half of the priority level range.</li> </ul> |

- Non-secure reads the Cortex-A9 processor interface returns 0x00, if prior to this command the mask contained a value in the upper half of the priority level range.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-30 on page 4-60.

Figure 4-35 shows the ICCIPMR Register bit assignments.



**Figure 4-35 ICCIPMR Register bit assignments**

Table 4-33 shows the ICCIPMR Register bit assignments.

**Table 4-33 ICCIPMR Register bit assignments**

Bits	Name	Description
[31:8]	-	SBZ.
[7:3]	Priority	Configures the priority mask level for the Cortex-A9 processor. The Cortex-A9 processor interface does not send interrupts to the Cortex-A9 processor if the priority level of the interrupt is lower than, or equal to, the priority level that this field contains. For example: <b>Priority mask = 0x20</b> Interrupts with a priority level lower than or equal to 0x20 are not sent to the Cortex-A9 processor.
[2:0]	-	SBZ.

### 4.8.3 Binary Point Register

The ICCIBPR Register characteristics are:

**Purpose** Modifies the preemption behavior of the Cortex-A9 processor interface. It enables the Cortex-A9 processor to either:

- prevent the Cortex-A9 processor interface from preempting interrupts on the Cortex-A9 processor
- only enable the Cortex-A9 processor interface to issue interrupts that have a higher priority, after the binary point mask value has been applied.

**Usage constraints** This register is banked. The register you access depends on the type of access:


**Non-secure access** Cortex-A9 processor interface provides access to the ICCIBPR\_ns Register.

**Secure access** Cortex-A9 processor interface provides access to the ICCIBPR\_s Register.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-30 on page 4-60.

Figure 4-36 shows the register bit assignments for both binary point registers.



**Figure 4-36 ICCIBPR\_s Register and ICCIBPR\_ns Register bit assignments**

Table 4-34 shows the ICCIBPR Register bit assignments.

**Table 4-34 ICCIBPR\_s Register and ICCIBPR\_ns Register bit assignments**

Bits	Name	Description
[31:3]	-	SBZ.
[2:0]	Binary point	<p>Configures the value of the binary point mask. The mask value also depends on the security level of the interrupt as follows:</p> <p><b>Secure interrupts</b></p> <ul style="list-style-type: none"> <li>b000 = mask is 0xF8</li> <li>b001 = mask is 0xF8</li> <li>b010 = mask is 0xF8</li> <li>b011 = mask is 0xF0</li> <li>b100 = mask is 0xE0</li> <li>b101 = mask is 0xC0</li> <li>b110 = mask is 0x80</li> <li>b111 = mask is 0x00. This prevents the Cortex-A9 processor interface from preempting interrupts.</li> </ul> <p>The reset value for the secure binary point mask is 0x2.</p> <p><b>Non-secure interrupts</b></p> <ul style="list-style-type: none"> <li>b000 = mask is 0xF0</li> <li>b001 = mask is 0xF0</li> <li>b010 = mask is 0xF0</li> <li>b011 = mask is 0xF0</li> <li>b100 = mask is 0xF0</li> <li>b101 = mask is 0xE0</li> <li>b110 = mask is 0xC0</li> <li>b111 = mask is 0x80. This prevents the Cortex-A9 processor interface from preempting interrupts that have a priority level that occupy the lower half of the priority level range. Normally non-secure interrupts occupy the lower half of the priority level range.</li> </ul> <p>The reset value for the secure binary point mask is 0x3.</p>

See *Priority formats* on page 4-5.

———— **Note** —————

The Cortex-A9 processor interface provides the ICCABPR Register, an alias of the bin\_pt\_ns Register. This enables a Cortex-A9 processor operating permanently in the secure domain, to access the bin\_pt\_ns Register. See *Aliased Non-secure Binary Point Register* on page 4-73.

When the Cortex-A9 processor interface receives an interrupt with a higher priority than the ICCRPR Register contains, then it performs the following calculations:

1. Calculate the masked priority of the interrupt:  
$$\text{IntMask} = (\text{Priority-level of interrupt}) \text{ AND } (\text{binary point mask})$$
2. Calculate the masked priority of the running interrupt:  
$$\text{RunIntMask} = (\text{Priority-level of interrupt in the ICCRPR Register}) \text{ AND } (\text{binary point mask})$$

If  $\text{IntMask} < \text{RunIntMask}$  then the interrupt satisfies the priority-level requirement and the Cortex-A9 processor interface signals the interrupt to the Cortex-A9 processor.

———— **Note** —————

After this calculation, if two or more interrupts satisfy the priority-level requirement then the Cortex-A9 processor interface signals the interrupt that has the lowest priority number.

If several interrupts share the lowest priority number then the Cortex-A9 processor interface issues the interrupt that has the lowest interrupt.


—————  
The reset value for the secure register is 0x2 and the value for the non-secure register is 0x3.

#### 4.8.4 Interrupt Acknowledge Register

The ICCIAR Register characteristics are:

- Purpose** Enables the Cortex-A9 processor to determine the identifier of the current pending interrupt.
- Usage constraints**
- When the ACK\_INTID field contains an ID from zero to 255 then after the Cortex-A9 processor reads this register the Interrupt Controller changes the interrupt status to either active, or active and pending.
  - When you program an SPI to target more than one Cortex-A9 processor, hardware guarantees that only one CPU receives this interrupt.
- Configurations** Available in all Cortex-A9 multiprocessor configurations.
- Attributes** See the register summary in Table 4-30 on page 4-60.

Figure 4-37 shows the ICCIAR Register bit assignments.



**Figure 4-37 int\_ack Register bit assignments**

Table 4-35 shows the ICCIAR Register bit assignments.

**Table 4-35 int\_ack Register bit assignments**

Bits	Name	Description
[31:13]	-	SBZ.
[12:10]	Source Processor ID	Returns the Processor ID of the Cortex-A9 processor that requested the software interrupt <sup>a</sup> : b000 = CPU0 generated the SGI that the ACK_INTID field contains b001 = CPU1 generated the SGI that the ACK_INTID field contains b010 = CPU2 generated the SGI that the ACK_INTID field contains b011 = CPU3 generated the SGI that the ACK_INTID field contains
[9:0]	ACK_INTID	Returns the ID of the interrupt that requires servicing by the Cortex-A9 processor: 15 - 0 = SGI [15:0] 27 - 16 = Reserved 31 - 28 = PPI [3:0] 255 - 32 = SPI [223:0] 256 - 1021 = reserved 1022 = the highest priority interrupt that requires servicing is non-secure <sup>b</sup> 1023 = no outstanding interrupts.

- For PPIs, SPIs, and single-processor implementations this field is always b000.
- This response only occurs when the Cortex-A9 processor performs a secure read and the AckCtl bit is 0 in the ICPICR Register. See Table 4-31 on page 4-62.

#### 4.8.5 End Of Interrupt Register

The ICCEOIR Register characteristics are:

<b>Purpose</b>	Enables the Cortex-A9 processor to signal to the Cortex-A9 processor interface when it completes the interrupt service routine.
<b>Usage constraints</b>	When the Cortex-A9 processor writes an INTID of 0-255 in the ICCEOIR_INTID field then the Interrupt Controller changes the interrupt status to either inactive, or pending, under one of the following conditions: <ul style="list-style-type: none"> <li>The Cortex-A9 processor performs a secure write to the register, to signal the completion of a secure interrupt.</li> <li>The Cortex-A9 processor performs a non-secure write to the register, to signal the completion of a non-secure interrupt.</li> </ul>

- The Cortex-A9 processor performs a secure write to the register, to signal the completion of a non-secure interrupt and the AckCtl bit is 1 in the ICPICR Register. See Table 4-31 on page 4-62.

**Note**


The Cortex-A9 processor interface ignores writes to the register under the following conditions:

- The Cortex-A9 processor provides a combination of CPUID and INTID that does not correspond to an interrupt that is active, or active and pending, in the distributor.
- The Cortex-A9 processor performs a secure write to the register, to signal the completion of a non-secure interrupt and the AckCtl bit is 0 in the ICPICR Register. See Table 4-31 on page 4-62.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-30 on page 4-60.

Figure 4-38 shows the ICCEOIR Register bit assignments.



**Figure 4-38 ICCEOIR Register bit assignments**

Table 4-36 shows the ICCEOIR Register bit assignments.

**Table 4-36 ICCEOIR Register bit assignments**

Bits	Name	Description
[31:13]	-	SBZ.
[12:10]	Source CPUID	After the Cortex-A9 processor completes the interrupt service routine for an SGI, it sets this to the source CPUID of the SGI that it serviced <sup>a</sup> : b000 = CPU0 generated the SGI that the ICCEOIR_INTID field contains b001 = CPU1 generated the SGI that the ICCEOIR_INTID field contains b010 = CPU2 generated the SGI that the ICCEOIR_INTID field contains b011 = CPU3 generated the SGI that the ICCEOIR_INTID field contains.
[9:0]	EOI_INTID	After the Cortex-A9 processor completes its interrupt service routine, it sets this field to the ID of the interrupt that it serviced: 15-0 = SGI [15:0] 27-16 = Reserved 31-28 = PPI [3:0] 255-32 = SPI [223:0] 256 - 1023= reserved <sup>b</sup> .

a. For PPIs, SPIs, and single-processor implementations the CPU must set this field to b000.

b. There is no requirement for the Cortex-A9 processor to signal a response for these management interrupts because the Interrupt Controller changes the interrupt status to inactive, after the Cortex-A9 processor reads the ICCIAR Register.

## 4.8.6 Running Priority Register

The ICCRPR Register characteristics are:

**Purpose** Provides the Cortex-A9 processor with the interrupt priority level of the highest priority interrupt that is active on that Cortex-A9 processor.


**Usage constraints**

- If there are no interrupts running on the Cortex-A9 processor then when it reads the register the Cortex-A9 processor interface returns 0xFF, corresponding to the lowest priority level.
- When the Cortex-A9 processor performs a non-secure read of the register and the highest priority interrupt that is running on the Cortex-A9 processor is secure then the Cortex-A9 processor interface returns 0x00, corresponding to the highest priority level.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-30 on page 4-60.

Figure 4-39 shows the ICCRPR Register bit assignments.



**Figure 4-39 ICCRPR Register bit assignments**

Table 4-37 shows the ICCRPR Register bit assignments.

**Table 4-37 ICCRPR Register bit assignments**

Bits	Name	Description
[31:8]	-	SBZ.
[7:3]	Priority	Returns the priority level of the highest priority interrupt that is running on the Cortex-A9 processor.  <div style="text-align: center;"> <b>Note</b> </div> The priority of an interrupt can have a range from 0x00, the highest level, to 0x1F, the lowest level.
[2:0]	-	SBZ.

#### 4.8.7 Highest Pending Interrupt Register

The ICCHPIR Register characteristics are:

**Purpose** Provides the Cortex-A9 processor with the interrupt ID of the highest priority interrupt that is pending for that Cortex-A9 processor.

**Usage constraints** There are no usage constraints.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-30 on page 4-60.

Figure 4-40 on page 4-73 shows the ICCHPIR Register bit assignments.



**Usage constraints** The ICCABPR Register is an alias of the bin\_pt\_ns Register. See see Figure 4-36 on page 4-65 and Table 4-34 on page 4-66. You can only access the ICCABPR Register when the Cortex-A9 processor is in Secure state.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-30 on page 4-60.

#### 4.8.9 Processor Interface Implementer Identification Register

The ICPIIR Register characteristics are:


**Purpose** Provides information about the implementer and the revision of the controller.

**Usage constraints** There are no usage constraints.

**Configurations** Available in all Cortex-A9 multiprocessor configurations.

**Attributes** See the register summary in Table 4-30 on page 4-60.

Figure 4-41 shows the ICPIIR Register bit assignments.



**Figure 4-41 ICPIIR Register bit assignments**

Table 4-39 shows the ICPIIR Register bit assignments.

**Table 4-39 ICPIIR Register bit assignments**

Bits	Name	Description
[31:20]	Part number	Identifies the peripheral. The part number of the Interrupt Controller is 0x390.

**Table 4-39 ICPIIR Register bit assignments (continued)**

<b>Bits</b>	<b>Name</b>	<b>Description</b>
[19:16]	Architecture version	Identifies the architecture version. The version of the Interrupt Controller is 0x1.
[15:12]	Revision number	Returns the revision number of the Interrupt Controller. The implementer defines the format of this field. The revision number of the Interrupt Controller is 0x0.
[11:0]	Implementer	Returns the JEP106 code of the company that implemented the Cortex-A9 processor interface RTL. It uses the following construct: <b>[11:8]</b> the JEP106 continuation code of the implementer <b>[7]</b> 0 <b>[6:0]</b> the JEP106 code [6:0] of the implementer. The implementer number is 0x43B.



# Chapter 5

## Timer and Watchdog Registers

This chapter describes the timer and watchdog registers. It contains the following sections:

- *About the timer and watchdog blocks* on page 5-2
- *Timer and watchdog registers* on page 5-3.

## 5.1 About the timer and watchdog blocks

Both timer and watchdog blocks have the following features:

- a 32-bit counter that generates an interrupt when it reaches zero
- an 8-bit prescaler to enable better control of the period
- configurable single-shot or auto-reload modes
- configurable starting values for the counter
- the clock for these blocks is the same clock as the Interrupt Controller clock.

The watchdog can be configured as a timer. See *Clocking* on page 7-2 for a description of **CLK**, **PERIPHCLK**, and **PERIPHCLKEN**.

### 5.1.1 Calculating timer intervals

The timer interval is calculated using the following equation:

$$\left( \frac{(\text{PRESCALER\_value}+1) \times (\text{Load\_value}+1) \times N}{\text{SCU CLK\_frequency}} \right)$$

This equation can be used to calculate the period between two events out of the timers and the watchdog time-out time. N is the ratio between **CLK** and **PERIPHCLK**.

### 5.1.2 Security extensions

See *SCU Secure Access Control Register (SSAC)* on page 3-12 for information about using timers in Secure or Non-secure state.

## 5.2 Timer and watchdog registers

Addresses are relative to the base address of the timer and watchdog region defined by the private memory map (see Chapter 2 *Cortex-A9 MPCore Private Memory Region*). All timer and watchdog registers are word-accessible only.

Use **nPERIPHRESET** to reset these registers, except the Watchdog Reset Status Register.

**nWDRESET** resets the Watchdog Reset Status Register. See *Resets* on page A-3.

Table 5-1 shows the timer and watchdog registers. All registers not described in Table 5-1 are Reserved.

**Table 5-1 Timer and watchdog registers**

Offset	Type	Reset Value	Description
0x00	RW	0x00000000	<i>Timer Load Register</i>
0x04	RW	0x00000000	<i>Timer Counter Register</i>
0x08	RW	0x00000000	<i>Timer Control Register on page 5-4</i>
0x0C	RW	0x00000000	<i>Timer Interrupt Status Register on page 5-5</i>
0x20	RW	0x00000000	<i>Watchdog Load Register on page 5-5</i>
0x24	RW	0x00000000	<i>Watchdog Counter Register on page 5-6</i>
0x28	RW	0x00000000	<i>Watchdog Control Register on page 5-6</i>
0x2C	RW	0x00000000	<i>Watchdog Interrupt Status Register on page 5-7</i>
0x30	RW	0x00000000	<i>Watchdog Reset Status Register on page 5-9</i>
0x34	WO	-	<i>Watchdog Disable Register on page 5-9</i>

### 5.2.1 Timer Load Register

The Timer Load Register contains the value copied to the Timer Counter Register when it decrements down to zero with auto reload mode enabled. Writing to the Timer Load Register means that you also write to the Timer Counter Register.

### 5.2.2 Timer Counter Register

The Timer Counter Register is a decrementing counter.

The Timer Counter Register decrements if the timer is enabled using the timer enable bit in the Timer Control Register. If the Cortex-A9 processor belonging to the timer is in debug state, the counter does not decrement until the Cortex-A9 processor returns to non debug state.


When the Timer Counter Register reaches zero and auto reload mode is enabled, it reloads the value in the Timer Load Register and then decrements from that value. If auto reload mode is not enabled the Timer Counter Register decrements down to zero and stops.

When the Timer Counter Register reaches zero, the timer interrupt status event flag is set and the interrupt ID 29 is set as pending in the Interrupt Distributor, if interrupt generation is enabled in the Timer Control Register.

Writing to the Timer Counter Register or Timer Load Register forces the Timer Counter Register to decrement from the newly written value.

### 5.2.3 Timer Control Register

Figure 5-1 shows the Timer Control Register format.



**Figure 5-1 Timer Control Register format**

Table 5-2 shows the Timer Control Register bit assignments.

**Table 5-2 Timer Control Register bit assignments**

Bits	Name	Description
[31:16]	-	SBZ
[15:8]	Prescaler	The prescaler modifies the clock period for the decrementing event for the Counter Register. See <i>Calculating timer intervals</i> on page 5-2 for the equation.
[7:3]	-	SBZ


**Table 5-2 Timer Control Register bit assignments (continued)**

Bits	Name	Description
[2]	IT Enable	If set, the interrupt ID 29 is set as pending in the Interrupt Distributor when the event flag is set in the Timer Status Register.
[1]	Auto-reload	1'b0 = Single shot mode. Counter decrements down to zero, sets the event flag and stops. 1'b1 = Auto-reload mode. Each time the Counter Register reaches zero, it is reloaded with the value contained in the Load Register and then continues decrementing.
[0]	Timer Enable	Global timer enable 1'b0 = Timer is disabled and the counter does not decrement. All registers can still be read or/and written 1'b1 = Timer is enabled and the counter decrements normally.

#### 5.2.4 Timer Interrupt Status Register

Figure 5-2 shows the Timer Interrupt Status Register format.

The event flag is a sticky bit that is automatically set when the Counter Register reaches zero. If the timer interrupt is enabled, Interrupt ID 29 is set as pending in the Interrupt Distributor after the event flag is set. The event flag is cleared when written to 1. Trying to write a zero to the event flag or a one when it is not set has no effect.

**Figure 5-2 Timer Interrupt Status Register format**

#### 5.2.5 Watchdog Load Register

The Watchdog Load Register contains the value copied to the Watchdog Counter Register when it decrements down to zero with auto reload mode enabled, in Timer mode. Writing to the Watchdog Load Register means that you also write to the Watchdog Counter Register.

### 5.2.6 Watchdog Counter Register

The Watchdog Counter Register is a down counter.

It decrements if the Watchdog is enabled using the Watchdog enable bit in the Watchdog Control Register. If the Cortex-A9 processor belonging to the Watchdog is in debug state, the counter does not decrement until the Cortex-A9 processor returns to non debug state.

When the Watchdog Counter Register reaches zero and auto reload mode is enabled, and in timer mode, it reloads the value in the Watchdog Load Register and then decrements from that value. If auto reload mode is not enabled or the watchdog is not in timer mode, the Watchdog Counter Register decrements down to zero and stops.

When in watchdog mode the only way to update the Watchdog Counter Register is to write to the Watchdog Load Register. When in timer mode the Watchdog Counter Register is write accessible.

The behavior of the watchdog when the Watchdog Counter Register reaches zero depends on its current mode:


**Timer mode** When the Watchdog Counter Register reaches zero, the watchdog interrupt status event flag is set and the interrupt ID 30 is set as pending in the Interrupt Distributor, if interrupt generation is enabled in the Watchdog Control Register.

#### Watchdog mode

If a software failure prevents the Watchdog Counter Register from being refreshed, the Watchdog Counter Register reaches zero, the Watchdog reset status flag is set and the associated **WDRESETREQ** reset request output pin is asserted. The external reset source is then responsible for resetting all or part of the Cortex-A9 MPCore design.

### 5.2.7 Watchdog Control Register

Figure 5-3 shows the Watchdog Control Register format.



**Figure 5-3 Watchdog Control Register format**


Table 5-3 shows the Watchdog Control Register bit assignments.

**Table 5-3 Watchdog Control Register bit assignments**

Bits	Name	Description
[31:16]	-	Read as zero. Do not modify.
[15:8]	Prescaler	The prescaler modifies the clock period for the decrementing event for the Counter Register. See <i>Calculating timer intervals</i> on page 5-2.
[7:4]	-	Read as zero. Do not modify.
[3]	Watchdog mode	1'b0 = Timer mode, default Writing a zero to this bit has no effect. You must use the Watchdog Disable Register to put the watchdog into timer mode. See <i>Watchdog Disable Register</i> on page 5-9. 1'b1 = Watchdog mode.
[2]	IT Enable	If set, the interrupt ID 30 is set as pending in the Interrupt Distributor when the event flag is set in the watchdog Status Register. In watchdog mode this bit is ignored.
[1]	Auto-reload	1'b0 = Single shot mode. Counter decrements down to zero, sets the event flag and stops. 1'b1 = Auto-reload mode. Each time the Counter Register reaches zero, it is reloaded with the value contained in the Load Register and then continues decrementing. In watchdog mode this bit is ignored.
[0]	Watchdog Enable	Global watchdog enable 1'b0 = Watchdog is disabled and the counter does not decrement. All registers can still be read and /or written 1'b1 = Watchdog is enabled and the counter decrements normally.

## 5.2.8 Watchdog Interrupt Status Register

Figure 5-4 shows the Watchdog Interrupt Status Register format.




**Figure 5-4 Watchdog Interrupt Status Register format**

The event flag is a sticky bit that is automatically set when the Counter Register reaches zero in timer mode. If the watchdog interrupt is enabled, Interrupt ID 30 is set as pending in the Interrupt Distributor after the event flag is set. The event flag is cleared when written with a value of 1. Trying to write a zero to the event flag or a one when it is not set has no effect.

## 5.2.9 Watchdog Reset Status Register

Figure 5-5 shows the Watchdog Reset Status Register format.



**Figure 5-5 Watchdog Reset Status Register format**

The reset flag is a sticky bit that is automatically set when the Counter Register reaches zero and a reset request is sent accordingly. (In watchdog mode)

The reset flag is cleared when written with a value of 1. Trying to write a zero to the reset flag or a one when it is not set has no effect. This flag is not reset by normal Cortex-A9 processor resets but has its own reset line that must not be asserted when the Cortex-A9 processor reset assertion is the result of a watchdog reset request with **WDRESETREQ**. This distinction enables software to differentiate between a normal boot sequence, reset flag is zero, and one caused by a previous watchdog time-out, reset flag set to one.

## 5.2.10 Watchdog Disable Register

Use the Watchdog Disable Register to switch from watchdog to timer mode. The software must write 0x12345678 then 0x87654321 successively to the Watchdog Disable Register so that the watchdog mode bit in the Watchdog Control Register is set to zero.

If one of the values written to the Watchdog Disable Register is incorrect or if any other write occurs in between the two word writes, the watchdog remains in its current state. To reactivate the Watchdog, the software must write 1 to the watchdog mode bit of the Watchdog Control Register. See *Watchdog Control Register* on page 5-6.



# Chapter 6

## Level 2 Memory Interface

This chapter describes the L2 memory interface. It contains the following sections:

- *Cortex-A9 MPCore L2 interface* on page 6-2
- *Exclusive L2 cache* on page 6-10
- *Using the STRT instruction* on page 6-11.

## 6.1 Cortex-A9 MPCore L2 interface

This section describes the Cortex-A9 MPCore Level 2 interface in:

- *About the Cortex-A9 MPCore L2 interface*
- *Cortex-A9 processor supported AXI transactions* on page 6-3
- *AXI transaction IDs* on page 6-3
- *Accelerator Coherency Port* on page 6-7
- *Exclusive L2 cache* on page 6-10.

### 6.1.1 About the Cortex-A9 MPCore L2 interface

The Cortex-A9 MPCore L2 interface can have two 64-bit wide AXI bus masters. In a two bus master configuration there is also an option to configure address filtering. See *Address filtering* on page 3-2 for more information.

Table 6-1 shows the AXI master interface attributes.

**Table 6-1 AXI master interface attributes**

Attribute	Format
Write Issuing Capability	10 per processor, including: <ul style="list-style-type: none"> <li>• eight non-cacheable writes</li> <li>• two evictions.</li> </ul> If the ACP is implemented, eight more write transactions can be issued.
Read Issuing Capability	9 per processor, including: <ul style="list-style-type: none"> <li>• four instruction reads</li> <li>• four linefill reads.</li> <li>• one non-cacheable read.</li> </ul> If the ACP is implemented, eight more read transactions can be issued.
Combined Issuing Capability	21 per processor. If the ACP is implemented, 16 more transactions can be issued.
Write ID Capability	32
Write Interleave Capability	1
Write ID Width	6
Read ID Capability	32
Read ID Width	6

The AXI protocol and meaning of each AXI signal are not described in this document. For more information see *AMBA AXI Protocol v1.0 Specification*.

### 6.1.2 Cortex-A9 processor supported AXI transactions

Cortex-A9 master ports generate only a subset of all possible AXI transactions.

For coherent and noncoherent write-back write-allocate transactions the supported transactions are:

- WRAP4 64-bit for read transactions (linefills)
- INCR4 64-bit for write transactions (evictions)

For noncoherent non-cacheable transactions:

- INCRN (N:1-16) 32-bit read transfers
- INCRN (N:1-8) 64-bit read transfers
- INCR1 8-bit, 16-bit, 32-bit, and 64-bit read transfers
- INCR1 8-bit, 16-bit, 32-bit, and 64-bit write transfers
- INCR1 8-bit, 16-bit, 32-bit, 64-bit exclusive read transfers
- INCR1 8-bit, 16-bit, 32-bit, 64-bit exclusive write transfers
- INCR1 32-bit RW (locked) for swap
- INCR1 8-bit RW (locked) for swap.

The following points apply to AXI transfers:

- Wrap burst are only read transfers, 64-bit, 4 beats
- Incr single can be any size for read or write
- Incr burst (more than one beat) are only 32-bit or 64-bit
- No transfer is marked as FIXED
- Write transfers with all byte strobes low can occur.

### 6.1.3 AXI transaction IDs

There are several possible sources for the AXI transactions a Cortex-A9MP processor issues on its AXI master ports. This section describes the AXI transaction IDs and AXI USER bits in the following sections:

- *ARIDMx[5:0] encodings* on page 6-4
- *AWIDMx[5:0] encodings* on page 6-4.
- *ARUSERMx[6:0] encodings* on page 6-5
- *AWUSERMx[8:0] encodings* on page 6-6.

## ARIDMx[5:0] encodings

This section describes the ARIDMx[5:0] encodings for read transactions. As Table 6-2 shows, the ARIDMx[2] encodings distinguish between transactions originating from Cortex-A9 processors and transactions originating from the ACP:

- ARIDMx[2] = 0 the transaction originates from one of the Cortex-A9 processors.
- ARIDMx[2] = 1 the transaction originates from the ACP.

**Table 6-2 ARID encodings**

Transaction types		
	Cortex-A9 transactions	ACP transactions
ARIDMx[2]	ARIDMx[2] = 0	ARIDMx[2] = 1
ARIDMx[5:3]	Transaction type: b000 non-cacheable b010 data linefill buffer 0 b011 data linefill buffer 0 b100 instruction linefill b101 instruction linefill b110 instruction linefill b111 instruction linefill	ACP read IDs ARIDMx[5:3] = ARIDS[2:0]
ARIDMx[1:0]	Cortex-A9 processor: b00 CPU0 b01 CPU1 b10 CPU2 b11 CPU3	unused

## AWIDMx[5:0] encodings

This section describes the AWIDMx[5:0] encodings for write transactions. As Table 6-3 on page 6-5 shows, the AWIDMx[2] encodings distinguish between transactions originating from Cortex-A9 processors and transactions originating from the ACP:

- AWIDMx[2] = 0 the transaction originates from one of the Cortex-A9 processors.

- **AWIDM<sub>x</sub>[2] = 1** the transaction originates from the ACP.

Table 6-3 AWIDM<sub>x</sub> encodings

Transaction types		
	Cortex-A9 transactions	ACP transactions
<b>AWIDM<sub>x</sub>[2]</b>	<b>AWIDM<sub>x</sub>[2] = 0</b>	<b>AWIDM<sub>x</sub>[2] = 1</b>
<b>AWIDM<sub>x</sub>[5:3]</b>	b000 non-cacheable b010 eviction b011 eviction b100 eviction b101 eviction	ACP read IDs <b>AWIDM<sub>x</sub>[5:3] = AWIDS[2:0]</b>
<b>AWIDM<sub>x</sub>[1:0]</b>	b00 CPU0 b01 CPU1 b10 CPU2 b11 CPU3	unused

#### 6.1.4 AXI USER encodings

This section describes the implementation-specific AXI USER bit encodings on the master ports in the following sections:

- *ARUSERM<sub>x</sub>[6:0] encodings*
- *AWUSERM<sub>x</sub>[8:0] encodings* on page 6-6.

##### ARUSERM<sub>x</sub>[6:0] encodings

This section describes the **ARUSERM<sub>x</sub>[6:0]** encodings for read transactions. As Table 6-4 on page 6-6 shows, the value and the meaning of the **ARUSERM<sub>x</sub>** encodings depend on the source of the transaction, originating from Cortex-A9 processors and transactions originating from the ACP:

- **ARIDM<sub>x</sub>[2] = 0** the transaction originates from one of the Cortex-A9 processors.

- **ARIDM<sub>x</sub>[2] = 1** the transaction originates from the ACP.

**Table 6-4 ARUSERM<sub>x</sub>[6:0] encodings**

<b>Transaction types</b>		
	<b>Cortex-A9 transactions</b> <b>ARIDM<sub>x</sub>[2] = 0</b>	<b>ACP transactions</b> <b>ARIDM<sub>x</sub>[2] = 1</b>
<b>ARUSERM<sub>x</sub>[6]</b>	b0 Reserved	ACP USER bits
<b>ARUSERM<sub>x</sub>[5]</b>	Prefetch hint	ARUSERM <sub>x</sub> [6:1] = <b>ARUSERS</b> [6:1] <sup>a</sup>
<b>ARUSERM<sub>x</sub>[4:1]</b>	Inner attributes b0000 Strongly Ordered 0001 Device b0011 Normal Memory NonCacheable b0110 WriteThrough b0111 Write Back no Write Allocate b1111 Write Back Write Allocate	
<b>ARUSERM<sub>x</sub>[0]</b>	Shared bit 1 Coherent request 0 Non-coherent request	

- a. Each master agent connected to the ACP can determine its corresponding AXI USER signals. To maintain consistency ARM recommends that the ACP AXI USER signal encodings match those of the Cortex-A9 processors.

### **AWUSERM<sub>x</sub>[8:0] encodings**

This section describes the **AWUSERM<sub>x</sub>[8:0]** encodings for read transactions. As Table 6-5 on page 6-7 shows, the value and the meaning of the **AWUSERM<sub>x</sub>** encodings depend on the source of the transaction:

- **ARIDM<sub>x</sub>[2] = 0** the transaction originates from one of the Cortex-A9 processors.

- **ARIDM<sub>x</sub>[2] = 1** the transaction originates from the ACP.

**Table 6-5 AWUSERM<sub>x</sub>[8:0] encodings**

<b>Transaction types</b>		
	<b>Cortex-A9 transactions ARIDM<sub>x</sub>[2] = 0</b>	<b>ACP transactions ARIDM<sub>x</sub>[2] = 1</b>
<b>AWUSERM<sub>x</sub>[8]</b>	b0 Reserved	
<b>AWUSERM<sub>x</sub>[7]</b>	b0 Reserved	
<b>AWUSERM<sub>x</sub>[6]</b>	Clean eviction information	ACP USER bits
<b>AWUSERM<sub>x</sub>[5]</b>	L1 eviction information	AWUSERM <sub>x</sub> [8:0] = AWUSERS[4:0] <sup>a</sup>
<b>AWUSERM<sub>x</sub>[4:1]</b>	Inner attributes b0000 Strongly Ordered b0001 Device b0011 Normal Memory NonCacheable b0110 WriteThrough b0111 Write Back no Write Allocate b1111 Write Back Write Allocate	
<b>AWUSERM<sub>x</sub>[0]</b>	Shared bit b0 Non-coherent request b1 Coherent request	

- a. Each master agent connected to the ACP can determine its corresponding AXI USER signals. To maintain consistency ARM recommends that the ACP AXI USER signal encodings match those of the Cortex-A9 processors.

### 6.1.5 Accelerator Coherency Port

The *Accelerator Coherency Port* (ACP) is an optional AXI 64-bit slave port that can be connected to a DMA engine or a non-cached peripheral.

This interface acts as a standard AMBA 3 AXI slave, and supports all standard read and write transactions without any additional coherence requirements placed on attached components.

The accelerator coherency slave port can:

- do noncoherent accesses that are forwarded to an AXI master.

To indicate that an access is non-coherent use **AWUSER[0] = 0** alongside **AWVALID** for write requests and **ARUSER[0] = 0** alongside **ARVALID** for read requests. **AxCACHE** and other **AxUSER** signals are not interpreted by the ACP but only forwarded. Locked attributes for noncoherent ACP requests are kept.

- do coherent accesses that are forwarded to the SCU tag RAMs.  
To indicate that an access is coherent use **AWUSER[0] = 1** alongside **AWVALID** for write requests and **ARUSER[0] = 1** alongside **ARVALID** for read requests. **AxCACHE** and other **AxUSER** signals are not interpreted by the ACP but only forwarded. Locked attributes for coherent ACP requests are ignored.

Accesses that match the format of Cortex-A9 processor accesses done on cache lines are non-blocking. Those formats are:

- a wrapped burst of four doublewords, address aligned on a 64-bit boundary, with length = 3 and size = 0x3.
- an incremental burst of four doublewords with the first address aligned on a 32-byte boundary.

#### Caution

For these non-blocking accesses the data strobes must all be set. If the data strobes are not all set, this can result in data corruption.

### Write accesses

For write transactions to any coherent memory region, the SCU enforces coherence before the write is forwarded to the memory system. The transaction might also optionally allocate into the L2 cache.

### Read accesses

For read transactions to any coherent memory region, the SCU enforces coherence.

### Hazards

The ACP is a standard AXI slave port. As such, any hazard must be treated according to the *AMBA AXI Protocol v1.0 Specification* for every master connected to this slave port.

## WFE/SEV synchronization

A peripheral connected on the coherency port or any other external agent can participate in the WFE/SEV event communication of the Cortex-A9 MPCore processor by using the **EVENTI** pin. When this pin is asserted, it sends an event message to all the Cortex-A9 processors in the cluster. This is similar to executing a SEV instruction on one core of the cluster. This enables the external agent to signal to the cores that it has released a semaphore and that the processors can leave the power saving mode. The **EVENTI** input pin must remain high at least one **CPUCLK** clock cycle to be visible by the processors.

The external agent can see that at least one of the Cortex-A9 internal processor has executed an SEV instruction by checking the **EVENTO** pin. This pin is set high for one **CPUCLK** clock cycle when any of the internal Cortex-A9 processor executes an SEV instruction.

## 6.2 Exclusive L2 cache

The Cortex-A9MPCore processor can be connected to an L2 cache that supports an exclusive cache mode. This mode must be activated both in the Cortex-A9 MPCore processor and in the L2 cache controller.

See the Auxiliary Control Register, ACTLR, in the *Cortex-A9 TRM*.

In this mode, the data cache of the Cortex-A9 processor and the L2 cache are exclusive. At any time, a given address can only be cached in either L1 data caches or in the L2 cache, but not in both. This has the effect of greatly increasing the usable space and efficiency of an L2 cache connected to the Cortex-A9 processor. When exclusive cache configuration is selected:

- Data cache line replacement policy is modified so that a victim line always gets evicted to L2 memory, even if it is clean.
- If an address is dirty in the L2 cache controller, a read request to this address from the core causes a writeback to external memory.

## 6.3 Using the STRT instruction

Table 6-6 shows core modes and corresponding **APROT** values.

**Table 6-6 Core mode and APROT values**

User or Privileged core mode	Type of access	Value of APROT
User	Cacheable read access	User
Privileged		Privileged
User	Non-cacheable read access	User
Privileged		Privileged
-	Cacheable write access	Always marked as Privileged
User	Non-cacheable write access	User
Privileged	Non-cacheable write access	Privileged, except when using STRT

Take particular care with non-cacheable write accesses when using the STRT instruction. To put the correct information on the external bus ensure one of the following:

- The access is to Strongly-ordered memory.  
This ensures that the STRT instruction does not merge in the store buffer.
- The access is to Device memory.  
This ensures that the STRT instruction does not merge in the store buffer.
- A drain write buffer command is issued before the STRT and after the STRT.  
This prevents an STRT from merging into an existing slot at the same 64-bit address, or merging with another write at the same 64-bit address.



# Chapter 7

## Clocking, Resets, and Power Management

This chapter describes the clocking and reset options available for Cortex-A9 MPCore processors. It contains the following sections:

- *Clocking* on page 7-2
- *Reset* on page 7-5
- *Reset modes* on page 7-6
- *About power consumption control* on page 7-8
- *Individual Cortex-A9 Processor Power Control* on page 7-9
- *IEM Support* on page 7-13.

## 7.1 Clocking

The Cortex-A9 MPCore processor has these functional clock inputs:

### CLK

This is the main clock of the Cortex-A9 processor.

All Cortex-A9 processors in the Cortex-A9 MPCore processor and the SCU are clocked with a distributed version of CLK.

### PERIPHCLK

The Interrupt Controller, and private timers and watchdog are clocked with **PERIPHCLK**.

**PERIPHCLK** must be synchronous with **CLK**, and the **PERIPHCLK** clock period,  $N$ , must be configured as a multiple of the **CLK** clock period. This multiple  $N$  must be equal to, or greater than two.

### PERIPHCKEN

This is the clock enable signal for the Interrupt Controller and timers. The **PERIPHCKEN** signal is generated at **CLK** clock speed.

**PERIPHCKEN** HIGH on a **CLK** rising edge indicates that there is a corresponding **PERIPHCLK** rising edge.

Figure 7-1 shows an example with the **PERIPHCLK** clock period  $N$  as three.




Figure 7-1 Three-to-one timing ratio

### 7.1.1 Synchronous clocking

The Cortex-A9 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to **CLK**.

#### AXI master interface clocking

The Cortex-A9 MPCore Bus Interface Unit supports the following AXI bus ratios:


- Integer ratios through clock enable (1:1, 2:1, 3:1, ...)

- Half-integer ratios through clock enable: 1.5, 2.5 and 3.5 ratios.

These ratios are configured through external pins and CP15 registers. In all cases AXI transfers remain synchronous. There is no requirement for an asynchronous AXI interface with integer and half integer ratios. To support this, the following signals qualify input and output signals on AXI:


- **INCLKLENM0** and **OUTCLKLENM0**
- **INCLKLENM1** and **OUTCLKLENM1**.

Figure 7-2 shows the master clock and slave clock with a timing ratio of three to two.



**Figure 7-2 Three-to-two ratio**

Figure 7-3 shows the master clock and slave clock with a timing ratio of five to two. The INCLKEN generator can use a synchronization counter that determines when INCLKEN is asserted. In this case that is when the counter has the value one or four.




**Figure 7-3 Five-to-two ratio**

### ACP clocking

The ACP supports integer AXI bus ratios only.

Figure 7-4 shows a timing example where ACKLENS is used with a 3:1 clock ratio between **CLK** and the ACP AXI clock, **ACLK**.



**Figure 7-4 ACLKENS timing example**

The ACP slave port samples the AXI input requests, and the AXI output values, only on the rising edge of **CLK** when **ACKLENS** is HIGH.

## 7.2 Reset

The Cortex-A9 MPCore processor has multiple reset domains with the following reset inputs:

**nCPURESET[3:0]** The **nCPURESET[3:0]** signals are the Cortex-A9 processor resets that initialize the majority of the Cortex-A9 processor logic, except the CP14 debug logic.

**nDBGRESET[3:0]** The **nDBGRESET** signals are the resets that initialize the CP14 debug logic for each Cortex-A9 processor.

**nDERESET[3:0]** The **nDERESET[3:0]** signals are the resets that initialize the CP14 debug logic for each Cortex-A9 processor.

**nSCURESET** The **nSCURESET** signal is the reset that initializes the majority of SCU logic in the Cortex-A9 MPCore processor.

### **nPERIPHRESET**

The **nPERIPHRESET** signal is the reset that initializes the Interrupt Controller and the Timers.

**nWDRESET[3:0]** The **nWDRESET[3:0]** signals are used to individually reset each watchdog reset status flag. These resets must be asserted for power-on reset but not if one Cortex-A9 reset assertion is caused by a watchdog reset request with **WDRESETREQ**.

All of these are active LOW signals that reset logic in the Cortex-A9 MPCore processor.

## 7.3 Reset modes

The reset signals present in the Cortex-A9 MPCore processor design enable you to reset different parts of the design independently.

### 7.3.1 Power-on reset

You must apply power-on or *cold* reset to the Cortex-A9 MPCore processor when power is first applied to the system. In the case of power-on reset, the leading (falling) edge of the reset signals, **nSCURESET**, **nCPURESET[3:0]** and **nWDRESET[3:0]**, do not have to be synchronous to **CLK** but the rising edge must be.

You must assert the reset signals for at least nine **CLK** cycles to ensure correct reset behavior.

On power-on, perform the following reset sequence:

1. Apply all resets.
2. Apply at least nine **CLK** cycles, plus at least one cycle in each other clock domain, or more if the documentation for other components requests it. There is no harm in applying more clock cycles than this, and maximum redundancy can be achieved by for example applying 15 cycles on every clock domain.
3. Stop the **CLK** clock.
4. Wait for the equivalent of approximately 10 cycles, depending on your implementation. This compensates for clock and reset tree latencies.
5. Release resets.
6. Wait for the equivalent of another approximately 10 cycles, again to compensate for clock and reset tree latencies.
7. Restart the **CLK** clock.

### 7.3.2 Cortex-A9 MPCore reset

A processor or *warm* reset initializes the majority of the logic of a Cortex-A9 processor, apart from its debug logic. Breakpoints and watchpoints are retained during a warm reset.

An additional reset, **nDERESET[3:0]** controls each Data Engine unit independently of each Cortex-A9 processor reset. The Data Engine can be either the FPU or the MPE. This reset can be used to hold the Data Engine in a reset state so that the power to the Data Engine can be safely removed without placing any logic within the Data Engine unit in a different state.

### 7.3.3 Debug reset

**nDBGRESET** resets the debug hardware within each Cortex-A9 processor of the Cortex-A9 MPCore processor, including breakpoints and watchpoints values.

Table 7-1 shows the reset states for Cortex-A9 MPCore processors. [n] refers to the Cortex-A9 processor that initiates a reset.

**Table 7-1 Cortex-A9 MPCore reset signals**

Signals	Resets					Normal
	Power-on or cold reset	DAP-requested	Individual power-on	Software	From watchdog	
<b>nPRESETDBG</b>	0	0	1	1	1	1
<b>nSCURESET</b> <b>nPERIPHRESET</b>	0	1	1	1	0	1
<b>nDBGRESET[3:0]</b>	All 0	All 0	[n]=0	All 1	All 1	All 1
<b>nWDRESET[3:0]</b>	All 0	All 1	[n]=0	[n]=0	All 1	All 1
<b>nCPURESET[3:0]</b> <b>nDERESET[3:0]</b>	All 0	All 1	[n]=0	[n]=0	All 0	All 1

## 7.4 About power consumption control

The features of the Cortex-A9 MPCore processor that improve energy efficiency include:

- accurate branch and return prediction, reducing the number of incorrect instruction fetch and decode operations
- use of physically addressed caches, reducing the number of cache flushes and refills, saving energy in the system
- the use of MicroTLBs reduces the power consumed in translation and protection lookups each cycle
- the caches use sequential access information to reduce the number of accesses to the Tag RAMs and to unwanted Data RAMs.

In the Cortex-A9 MPCore processor extensive use is also made of gated clocks and gates to disable inputs to unused functional blocks. Only the logic actively in use to perform a calculation consumes any dynamic power.

## 7.5 Individual Cortex-A9 Processor Power Control

Place holders for clamps are inserted around each Cortex-A9 processor so that implementation of different power domains can be eased. It is the responsibility of software to signal to the Snoop Control Unit and the Distributed Interrupt Controller that a Cortex-A9 processor is shut off so that the Cortex-A9 processor can be seen as non-existent in the cluster. Each Cortex-A9 processor can be in one of the following modes:

**Run mode** Everything is clocked and powered-up

**WFI mode** The CPU clock is stopped. Only logic required for wake-up is still active.

**Dormant mode**

Everything is powered off except RAM arrays that are in retention mode.

**Shutdown** Everything is powered-off.

Table 7-2 shows the individual power modes.

**Table 7-2 Cortex-A9 MPCore power modes**

Mode	Cortex-A9 processor logic	RAM arrays	Wake-up mechanism
Run Mode	Powered-up Everything clocked	Powered-up	N/A
WFI/WFE	Powered-up Only wake-up logic clocked	Powered-up	Wake-up on interrupts (external or timer/WD). L1 memory system only wake-up in case of SCU coherency request.
Dormant	Powered-off	Retention state/voltage	External wake-up event to power controller.
Shutdown	Powered-off	Powered-off	External wake-up event to power controller.

Entry to Dormant or powered-off mode must be controlled through an external power controller. The CPU Status Register in the SCU is used in conjunction with CPU WFI entry flag to signal to the power controller the power domain that it can cut, using the PWRCTL bus. See *SCU CPU Power Status Register* on page 3-7.

### 7.5.1 Run mode

Run mode is the normal mode of operation, where all of the functionality of the Cortex-A9 processor is available.

## 7.5.2 Wait for interrupt (WFI/WFE) mode

Wait for Interrupt mode disables all the clocks of a Cortex-A9 processor, while keeping its logic powered up. This reduces the power drawn to the static leakage current.

The transition from the WFI mode to the Run mode is caused by:

- an interrupt, masked or unmasked
- an imprecise data abort, regardless of the value of the CPSRA bit
- a debug request, regardless of whether debug is enabled
- a cp15 forwarding request from another processor
- a reset.

The transition from the WFE mode to the Run mode is caused by:

- an interrupt, unless masked
- a debug request, regardless of whether debug is enabled
- a cp15 forwarding request from another processor
- a previous exception return on the same processor
- a reset
- the assertion of the **EVENTI** input signal
- the execution of an SEV instruction on any processor in a multiprocessor system.

The debug request can be generated by an externally generated debug request, using the **EDBGRQ** pin on the Cortex-A9 processor, or from a Debug Halt instruction issued to the Cortex-A9 processor through the Debug ABP bus.

Entry into WFI Mode is performed by executing the Wait For Interrupt instruction.

Entry into WFE Mode is performed by executing the Wait For Event instruction.

To ensure that the memory system is not affected by the entry into the Standby state, the following operations are performed:

- A Data Synchronization Barrier, so ensuring that all explicit memory accesses occurring in program order before the WFI has completed. This avoids any possible deadlocks that could be caused in a system where memory access triggers or enables an interrupt that the CPU is waiting for.
- Any other memory accesses that have been started at the time that the WFI instruction is executed are completed as normal. This ensures that the Level 2 memory system does not see any disruption caused by the WFI.
- The debug bus remains active throughout a WFI.

### 7.5.3 Dormant mode

Dormant mode is designed to enable the Cortex-A9 processor to be powered down, while leaving the caches powered up and maintaining their state.

The RAM blocks that are to remain powered up must be implemented on a separate power domain, and there is a requirement to clamp all of the inputs to the RAMs to a known logic level (with the chip enable being held inactive). This clamping is not implemented in gates as part of the default synthesis flow because it would contribute to a tight critical path. Implementations that want to implement Dormant mode must add these clamps around the RAMs, either as explicit gates in the RAM power domain, or as pull-down transistors that clamp the values while the Cortex-A9 processor is powered down. The RAM blocks that must remain powered up during Dormant mode are:

- all Data RAMs associated with the cache
- all Tag RAMs associated with the cache

Before entering Dormant mode, the state of the Cortex-A9 processor, excluding the contents of the RAMs that remain powered up in dormant mode, must be saved to external memory. These state saving operations must ensure that the following occur:

- All ARM registers, including CPSR and SPSR registers are saved.
- All CP15 registers are saved.
- All debug-related state must be saved.
- the Cortex-A9 processor must correctly set the CPU Status Register in the SCU so that it enters Dormant Mode. See *SCU CPU Power Status Register* on page 3-7.
- A Data Synchronization Barrier instruction is executed to ensure that all state saving has been completed.
- The Cortex-A9 processor then communicates with the power controller that it is ready to enter dormant mode by performing a WFI instruction so that power control output reflects the value of SCU CPU Status Register (see *SCU CPU Power Status Register* on page 3-7).
- On entry into Dormant mode, the Reset signal to the Cortex-A9 processor must be asserted by the external power control mechanism.

Transition from Dormant mode to Run mode is triggered by the external power controller. The external power controller must assert reset to the Cortex-A9 processor until the power is restored. After power is restored, the Cortex-A9 processor leaves reset, and by interrogating the power control register in SCU, can determine that the saved state must be restored.

## 7.5.4 Shutdown mode

Shutdown mode has the entire device powered down, and all state, including cache, must be saved externally by software. The part is returned to the run state by the assertion of reset. This state saving is performed with interrupts disabled, and finishes with a DSB operation. The Cortex-A9 processor then communicates with a power controller that the device is ready to be powered down in the same manner as when entering Dormant Mode.

## 7.5.5 Communication to the Power Management Controller

Communication between the Cortex-A9 processor and the external Power Management Controller can be performed using the **PWRCTLOn** Cortex-A9 MPCore output signals and Cortex-A9 MPCore input clamp signals.

### **PWRCTLOn Cortex-A9 MPCore output signals**

These signals constrain the external Power Management Controller. The value of **PWRCTLOn** depends on the value of the SCU CPU Status Register (see *SCU CPU Power Status Register* on page 3-7). The SCU CPU Status Register value is only copied to **PWRCTLOn** after the Cortex-A9 processor signals that it is ready to entry low power mode by executing a WFI instruction and subsequent **STANDBYWFI** pin assertion.

### **Cortex-A9 MPCore input signals**

The external Power Management Controller uses **BISTCLAMP**, **DEBUGCLAMP**, **CPUCLAMP[3:0]**, **DECLAMP[3:0]**, and **RAMCLAMP[4:0]** to isolate Cortex-A9 MPCore power domains from one another before they are turned off. These signals are only meaningful if the Cortex-A9 MPCore processor has been implemented with power clamps designed in.

## 7.6 IEM Support

The IEM infrastructure is intended to be supported at the system level to enable you to choose the level to use in the SOC to separate different power domains.

There are placeholders between Cortex-A9 MPCore logic and RAM arrays so that implementation of level-shifters for these parts can be on a different power domain.

### 7.6.1 Cortex-A9 MPCore power domains

The Cortex-A9 MPCore processor can support up to fourteen power domains:

- four power domains, one for each of the Cortex-A9 processors, apart from their Data Engines
- four power domains, one for each of the Cortex-A9 processor Data Engines
- four power domains, one for each of the Cortex-A9 processor caches and TLB RAMs
- one power domain for SCU duplicated TAG RAMs
- one power domain for remaining logic, the SCU logic cells, and private peripherals.

Figure 7-5 shows all the power domains and where placeholders are inserted for power domain isolation.




Figure 7-5 Cortex-A9 MPCore processor power management



# Chapter 8


## Cortex-A9 MPCore Debug and Trace

This chapter describes some of the debug and trace considerations in Cortex-A9 MPCore designs. It contains the following sections:

- *External Interface Signals* on page 8-2
- *CortexA9 MPCore CoreSight Memory Map* on page 8-3.

## 8.1 External Interface Signals

Figure 8-1 shows the CortexA9 MP external interface signals.



**Figure 8-1 External debug interface signals in CortexA9 MPCore designs**

In CortexA9 MPCore designs the width of **PADDRDBG** varies according to the number of Cortex-A9 processors present as Table 8-1 shows.

**Table 8-1 PADDRDBG width**

PADDRDBG width	Cortex-A9 processors
PADDRDBG[12:2]	One
PADDRDBG[13:2]	Two
PADDRDBG[14:2]	Three
PADDRDBG[14:2]	Four

The CortexA9 MPCore external debug interface does not implement:

- **DBGTRIGGER**
- **DBGPWRDUP**
- **DBGOSLOCKINIT.**

## 8.2 CortexA9 MPCore CoreSight Memory Map

In a CoreSight system the ROM table provides information about the debug components.

You can use the *Debug Self Address Offset Registers* (DBGDSARs) and *Debug ROM Address Register* (DBGDRAR) to define the base address of the ROM table and location of the debug components and the individual Cortex-A9 processors in the system.

To select the CortexA9MPCore itself use **PSELDBG**.

To access the individual Cortex-A9 processors in the system use **PADDRDBG[14:13]** with the following values:

- 00 for access to the CPU0 components
- 01 for access to the CPU1 components
- 10 for access to the CPU2 components
- 11 for access to the CPU3 components.

Use **PADDRDBG[12] = 0** to access the debug area of the selected Cortex-A9 processor.

Use **PADDRDBG[12] = 1** to access the *Performance Monitoring Unit* (PMU) area of the selected Cortex-A9 processor.



# Appendix A

## Signal Descriptions

This appendix describes the Cortex-A9 MPCore signals. It contains the following sections:

- *Clock signals* on page A-2
- *Resets* on page A-3
- *Interrupt lines* on page A-4
- *Configuration signals* on page A-5
- *Standby and wait for event signals* on page A-7
- *Power management signals* on page A-8
- *AXI interfaces* on page A-10
- *Performance monitoring signals* on page A-26
- *Parity error signals* on page A-27
- *MBIST interface* on page A-28
- *Scan test signals* on page A-29
- *External Debug interface* on page A-30
- *PTM interface signals* on page A-34.

## A.1 Clock signals

Table A-1 shows the clock signals.

**Table A-1 Cortex-A9 MPCore clocks**

<b>Signal</b>	<b>I/O</b>	<b>Description</b>
<b>CLK</b>	I	Global clock
<b>PERIPHCLK</b>	I	Clock for the timer and Interrupt Controller
<b>PERIPHCLKEN</b>	I	Clock enable for the timer and Interrupt Controller

See Chapter 7 *Clocking, Resets, and Power Management*.

## A.2 Resets

Table A-2 shows the reset signals.

**Table A-2 Reset signals**

Signal	I/O	Description
<b>nCPURESET[3:0]</b>	I	Individual Cortex-A9 processor resets
<b>nSCURESET</b>	I	SCU global reset
<b>nWDRESET[3:0]</b>	I	Individual watchdog resets
<b>nPERIPHRESET</b>	I	Timer and interrupt controller reset
<b>nDBGRESET[3:0]</b>	I	Compute engine debug logic reset
<b>nDERESET[3:0]</b>	I	Date engines reset

See Chapter 7 *Clocking, Resets, and Power Management*.

Table A-3 shows the watchdog request reset signal.

**Table A-3 Watchdog request reset signal**

Signal	I/O	Description
<b>WDRESETREQ[3:0]</b>	O	Watchdog reset request

See Chapter 5 *Timer and Watchdog Registers*.

## A.3 Interrupt lines

Table A-4 shows the interrupt line signals.

**Table A-4 Interrupt line signals**

Signal	I/O	Description
<b>INT[n:0]<sup>a</sup></b>	I	Interrupt distributor interrupt lines. n can be 31, 63, ..., up to 223 by increments of 32. If there are no interrupt lines this pin is removed. See Chapter 4 <i>Interrupt Controller</i> .
<b>nIRQ[3:0]</b>	I	Cortex-A9 processor legacy IRQ request input lines. Active-LOW interrupt request: 0 = activate interrupt 1 = do not activate interrupt. The processor treats the <b>nIRQ</b> input as level sensitive. The <b>nIRQ</b> input must be asserted until the processor acknowledges the interrupt.
<b>nFIQ[3:0]</b>	I	Cortex-A9 processor private FIQ request input lines. Active-LOW fast interrupt request: 0 = activate fast interrupt 1 = do not activate fast interrupt. The processor treats the <b>nFIQ</b> input as level sensitive. The <b>nFIQ</b> input must be asserted until the processor acknowledges the interrupt.

- a. The minimum pulse width of signals driving external interrupt lines is one **PERIPHCLK** cycle. Because this signal is level-sensitive, to generate an interrupt you must ensure it is held LOW until the processor sends a suitable interrupt response.

## A.4 Configuration signals

Table A-5 shows the configuration signals.

**Table A-5 Configuration signals**

Signal	I/O	Description
<b>CFGEND[3:0]</b>	I	Endianness configuration. Forces the EE bit in the CP15 c1 Control Register (SCTLR) to 1 at reset so that the Cortex-A9 processor boots with big-endian data handling. 0 = EE bit is LOW 1 = EE bit is HIGH This pin is only sampled during reset of the processor.
<b>CFGNMFI[3:0]</b>	I	Configures fast interrupts to be nonmaskable: 0 = clear the NMFI bit in the CP15 c1 Control Register 1 = set the NMFI bit in the CP15 c1 Control Register. This pin is only sampled during reset of the processor.
<b>CFGSDISABLE</b>	I	Disables write access to some system control processor registers: 0 = not enabled 1 = enabled. See <i>Using CFGSDISABLE</i> on page 4-12.
<b>CLUSTERID[3:0]</b>	I	Value read in Cluster ID register field, bits[11:8] of the MPIDR.
<b>CP15SDISABLE[3:0]</b>	I	Disables write access to some system control processor registers.
<b>FILTEREN</b>	I	For use with configurations with two master ports. Enables filtering of address ranges at reset. See <i>SCU Control Register</i> on page 3-4 for information on setting this signal.
<b>FILTERSTART[31:20]</b>	I	For use with configurations with two master ports. Specifies the start address for address filtering at reset. See <i>Filtering Start Address Register</i> on page 3-10.
<b>FILTEREND[31:20]</b>	I	For use with configurations with two master ports. Specifies the end address for address filtering. See <i>Filtering End Address Register</i> on page 3-10.
<b>PERIPHBASE[31:13]</b>	I	Specifies the base address for Timers, Watchdogs, Interrupt Controller, and SCU registers. Only accessible with memory-mapped accesses. This value can be retrieved by a Cortex-A9 processor using the cp15 Configbase Register.

Table A-5 Configuration signals (continued)

Signal	I/O	Description
<b>SMPnAMP[3:0]</b>	O	Signals AMP or SMP mode for each Cortex-A9 processor.
<b>TEINIT[3:0]</b>	I	Default exception handling state. When set to: 0 = ARM 1 = Thumb
<b>VINITHI[3:0]</b>	I	Controls the location of the exception vectors at reset: 0 = start exception vectors at address 0x00000000 1 = start exception vectors at address 0xFFFF0000. This pin is only sampled during reset of the processor.

## A.5 Standby and wait for event signals

Table A-6 shows the standby and wait for event signals.

**Table A-6 Standby and wait for event signals**

Signal	I/O	Description
<b>EVENTI</b>	I	Event input for Cortex-A9 processor wake-up from WFE state.
<b>EVENTO</b>	O	Event output. This signal is active when one SEV instruction is executed.
<b>STANDBYWFE[3:0]</b>	O	Indicates if a Cortex-A9 processor is in WFE state.
<b>STANDBYWFI[3:0]</b>	O	Indicates that a Cortex-A9 processor is in Standby mode.

See *Individual Cortex-A9 Processor Power Control* on page 7-9.

## A.6 Power management signals

Table A-7 shows power control interface signals.

**Table A-7 Power control interface signals**

Signal	I/O	Description
<b>BISTCLAMP</b>	I	BIST interface clamp control signal.
<b>CPUCLAMP[3:0]</b>	I	Interrupt interface clamps control signals: <b>CPUCLAMP[3]</b> CPU3 interface <b>CPUCLAMP[2]</b> CPU2 interface <b>CPUCLAMP[1]</b> CPU1 interface <b>CPUCLAMP[0]</b> CPU0 interface.
<b>CPURAMCLAMP[3:0]</b>	I	Enables the clamp cells in Dormant mode.
<b>SCURAMCLAMP</b>	I	Enables the SCU clamp cells in Dormant mode.
<b>DECLAMP[3:0]</b>	I	Enables the Data Engine clamp cells in Dormant mode.
<b>PWRCTLI0[1:0]</b>	I	Reset value for CPU0 status register [1:0].
<b>PWRCTLI1[1:0]</b>	I	Reset value for CPU1 status register [3:2].
<b>PWRCTLI2[1:0]</b>	I	Reset value for CPU2 status register [5:4].
<b>PWRCTLI3[1:0]</b>	I	Reset value for CPU3 status register [7:6].
<b>PWRCTLO0[1:0]</b>	O	b0x CPU0 must be powered on b10 CPU0 can enter dormant mode b11 CPU0 can enter powered-off mode.

**Table A-7 Power control interface signals (continued)**

<b>Signal</b>	<b>I/O</b>	<b>Description</b>
<b>PWRCTLO1[1:0]</b>	O	b0x CPU1 must be powered on b10 CPU1 can enter dormant mode b11 CPU1 can enter powered-off mode. This signal exists only if CPU1 is present.
<b>PWRCTLO2[1:0]</b>	O	b0x CPU2 must be powered on b10 CPU2 can enter dormant mode b11 CPU2 can enter powered-off mode. This signal exists only if CPU2 is present.
<b>PWRCTLO3[1:0]</b>	O	b0x CPU3 must be powered on b10 CPU3 can enter dormant mode b11 CPU3 can enter powered-off mode This signal exists only if CPU3 is present.

See *SCU CPU Power Status Register* on page 3-7 and *Communication to the Power Management Controller* on page 7-12.

## A.7 AXI interfaces

In Cortex-A9 designs there can be two AXI master ports and an Accelerator Coherence Port, an AXI slave. The following sections describe the AXI interfaces:

- *AXI Master0 signals*
- *AXI Master1 signals* on page A-15
- *AXI ACP signals* on page A-20.

### A.7.1 AXI Master0 signals

The following sections describe the AXI Master0 interface signals:

- *Write address signals for AXI Master0*
- *Write data channel signals* on page A-12
- *Write response channel signals* on page A-12
- *Read data channel signals* on page A-13
- *Read data channel signals* on page A-14
- *AXI Master0 Clock enable signals* on page A-15.

#### Write address signals for AXI Master0

Table A-14 on page A-15 shows the write address signals for AXI Master0.

**Table A-8 Write address signals for AXI Master0**

Signal	I/O	Description
<b>AWADDRM0[31:0]</b>	O	Address.
<b>AWBURSTM0[1:0]</b>	O	Burst type: b01 = INCR incrementing burst b10 = WRAP Wrapping burst. Other values are Reserved.
<b>AWCACHEM0[3:0]</b>	O	Cache type giving additional information about cacheable characteristics.
<b>AWIDM0[5:0]</b>	O	Request ID See <i>AXI USER encodings</i> on page 6-5.
<b>AWLENM0[3:0]</b>	O	Burst length that gives the exact number of transfers: b0000 = 1 data transfer b0001 = 2 data transfers b0010 = 3 data transfers b0011 = 4 data transfers.

Table A-8 Write address signals for AXI Master0 (continued)

Signal	I/O	Description
<b>AWLOCKM0[1:0]</b>	O	Lock type: b00 = normal access b01 = exclusive access b10 = locked access.
<b>AWPROTM0[2:0]</b>	O	Protection Type.
<b>AWREADYM0</b>	I	Address ready.
<b>AWSIZEM0[1:0]</b>	O	Burst size: b000 = 8-bit transfer b001 = 16-bit transfer b010 = 32-bit transfer b011 = 64-bit transfer.
<b>AWUSERM0[8:0]</b>	O	Sideband information: [0] shared [4:1] inner attributes b0000 = Strongly-ordered b0001 = Device b0011 = Normal Memory Non-Cacheable b0110 = Write-Through b0111 = Write-Back no Write Allocate b1111 = Write-Back Write Allocate [5] level 1 eviction [6] clean eviction [7] reserved [8] reserved. See <i>AXI USER encodings</i> on page 6-5.
<b>AWVALIDM0</b>	O	Address valid.

## Write data channel signals

Table A-15 on page A-17 shows the write data signals for AXI Master0.

**Table A-9 Write data signals for AXI Master0**

Signal	I/O	Description
<b>WDATAM0[63:0]</b>	O	Write data
<b>WIDM0[5:0]</b>	O	Write ID
<b>WLASTM0</b>	O	Write last indication
<b>WREADYM0</b>	I	Write ready
<b>WSTRBM0[7:0]</b>	O	Write byte lane strobe
<b>WVALIDM0</b>	O	Write valid

## Write response channel signals

Table A-16 on page A-17 shows the write response signals for AXI Master0.

**Table A-10 Write response signals for AXI Master0**

Signal	I/O	Description
<b>BIDM0[5:0]</b>	I	Response ID
<b>BREADYM0</b>	O	Response ready
<b>BRESPM0[1:0]</b>	I	Write response
<b>BVALIDM0</b>	I	Response valid

## Read data channel signals

Table A-17 on page A-18 shows the read address signals for AXI Master0.

**Table A-11 Read address signals for AXI Master0**

Signal	I/O	Description
<b>ARADDRM0[31:0]</b>	O	Address.
<b>ARBURSTM0[1:0]</b>	O	Burst type: b01 = INCR incrementing burst b10 = WRAP Wrapping burst. Other values are Reserved.
<b>ARCACHEM0[3:0]</b>	O	Cache type giving additional information about cacheable characteristics.
<b>ARIDM0[5:0]</b>	O	Request ID See <i>AXI USER encodings</i> on page 6-5
<b>ARLENM0[3:0]</b>	O	Burst length that gives the exact number of transfers: b0000 = 1 data transfer b0001 = 2 data transfers b0010 = 3 data transfers b0011 = 4 data transfers.
<b>ARLOCKM0[1:0]</b>	O	Lock type: b00 = normal access b01 = exclusive access b10 = locked access.
<b>ARPROTM0[2:0]</b>	O	Protection Type
<b>ARREADYM0</b>	I	Address ready.

Table A-11 Read address signals for AXI Master0 (continued)

Signal	I/O	Description
<b>ARSIZE0[1:0]</b>	O	Burst size: b000 = 8-bit transfer b001 = 16-bit transfer b010 = 32-bit transfer b011 = 64-bit transfer.
<b>ARUSER0[6:0]</b>	O	Sideband information: [0] shared bit [4:1] inner attributes b0000 = Strongly-ordered b0001 = Device b0011 = Normal Memory Non-Cacheable b0110 = Write-Through b0111 = Write-Back no Write Allocate b1111 = Write-Back Write Allocate [5] prefetch hint [6] reserved. See <i>AXI USER encodings</i> on page 6-5.
<b>ARVALID0</b>	O	Address valid.

### Read data channel signals

Table A-18 on page A-19 shows the read data signals for AXI Master0.

Table A-12 Read data signals for AXI Master0

Signal	I/O	Description
<b>RVALID0</b>	I	Read valid
<b>RDATAM0[63:0]</b>	I	Read data
<b>RRESPM0[1:0]</b>	I	Read response
<b>RLASTM0</b>	I	Read Last indication
<b>RIDM0[5:0]</b>	I	Read ID
<b>RREADYM0</b>	O	Read ready

## AXI Master0 Clock enable signals

This section describes the AXI Master0 clock enable signals.

**Table A-13 AXI Master0 clock enable signals**

Signal	I/O	Source	Description
<b>INCLKENM0</b>	I	Clock generator	Clock enable for the AXI bus that enables the AXI interface to operate at either: <ul style="list-style-type: none"> <li>integer ratios of the system clock</li> <li>half integer ratios of the system clock.</li> </ul> See Chapter 7 <i>Clocking, Resets, and Power Management</i> .
<b>OUTCLKENM0</b>	I		Clock enable for the AXI bus that enables the AXI interface to operate at either: <ul style="list-style-type: none"> <li>integer ratios of the system clock</li> <li>half integer ratios of the system clock.</li> </ul> See Chapter 7 <i>Clocking, Resets, and Power Management</i> .

### A.7.2 AXI Master1 signals

The following sections describe the AXI Master1 interface signals:

- *Write address signals for AXI Master1*
- *Write data channel signals* on page A-17
- *Write response channel signals* on page A-17
- *Read data channel signals* on page A-18
- *Read data channel signals* on page A-19
- *AXI Master1 Clock enable signals* on page A-20.

#### Write address signals for AXI Master1

Table A-14 shows the write address signals for AXI Master1.

**Table A-14 Write address signals for AXI Master1**

Signal	I/O	Description
<b>AWADDRM1[31:0]</b>	O	Address.
<b>AWBURSTM1[1:0]</b>	O	Burst type: b01 = INCR incrementing burst b10 = WRAP Wrapping burst. Other values are Reserved.
<b>AWCACHEDM1[3:0]</b>	O	Cache type giving additional information about cacheable characteristics.

Table A-14 Write address signals for AXI Master1 (continued)

Signal	I/O	Description
<b>AWIDM1[5:0]</b>	O	Request ID
<b>AWLENM1[3:0]</b>	O	Burst length that gives the exact number of transfers: b0000 = 1 data transfer b0001 = 2 data transfers b0010 = 3 data transfers b0011 = 4 data transfers.
<b>AWLOCKM1[1:0]</b>	O	Lock type: b00 = normal access b01 = exclusive access b10 = locked access.
<b>AWPROTM1[2:0]</b>	O	Protection Type.
<b>AWREADYM1</b>	I	Address ready.
<b>AWSIZEM1[1:0]</b>	O	Burst size: b000 = 8-bit transfer b001 = 16-bit transfer b010 = 32-bit transfer b011 = 64-bit transfer.
<b>AWUSERM1[8:0]</b>	O	Sideband information: [8] reserved. [7] full line at 0 [6] clean eviction [5] level 1 eviction [4:1] inner attributes: b0000 = Strongly-ordered b0001 = Device b0011 = Normal Memory Non-Cacheable b0110 = Write-Through b0111 = Write-Back no Write Allocate b1111 = Write-Back Write Allocate [0] shared. See <i>AXI USER encodings</i> on page 6-5.
<b>AWVALIDM1</b>	O	Address valid.

## Write data channel signals

Table A-15 shows the write data signals for AXI Master1.

**Table A-15 Write data signals for AXI Master1**

Signal	I/O	Description
<b>WDATAM1[63:0]</b>	O	Write data
<b>WIDM1[5:0]</b>	O	Write ID
<b>WLASTM1</b>	O	Write last indication
<b>WREADYM1</b>	I	Write ready
<b>WSTRBM1[7:0]</b>	O	Write byte lane strobe
<b>WVALIDM1</b>	O	Write valid

## Write response channel signals

Table A-16 shows the write response signals for AXI Master1.

**Table A-16 Write response signals for AXI Master1**

Signal	I/O	Description
<b>BIDM1[5:0]</b>	I	Response ID
<b>BREADYM1</b>	O	Response ready
<b>BRESPM1[1:0]</b>	I	Write response
<b>BVALIDM1</b>	I	Response valid

## Read data channel signals

Table A-17 shows the read address signals for AXI Master1.

**Table A-17 Read address signals for AXI Master1**

Signal	I/O	Description
<b>ARADDRM1[31:0]</b>	O	Address.
<b>ARBURSTM1[1:0]</b>	O	Burst type: b01 = INCR incrementing burst b10 = WRAP Wrapping burst. Other values are Reserved.
<b>ARCACHEM1[3:0]</b>	O	Cache type giving additional information about cacheable characteristics.
<b>ARIDM1[5:0]</b>	O	Request ID <i>ARIDMx[5:0]</i> encodings on page 6-4.
<b>ARLENM1[3:0]</b>	O	Burst length that gives the exact number of transfers: b0000 = 1 data transfer b0001 = 2 data transfers b0010 = 3 data transfers b0011 = 4 data transfers.
<b>ARLOCKM1[1:0]</b>	O	Lock type: b00 = normal access b01 = exclusive access b10 = locked access.
<b>ARPROTM1[2:0]</b>	O	Protection type
<b>ARREADYM1</b>	I	Address ready.

**Table A-17 Read address signals for AXI Master1 (continued)**

Signal	I/O	Description
<b>ARSIZEM1[1:0]</b>	O	Burst size: b000 = 8-bit transfer b001 = 16-bit transfer b010 = 32-bit transfer b011 = 64-bit transfer.
<b>ARUSERM1[6:0]</b>	O	Sideband information: [6] reserved. [5] prefetch hint [4:1] inner attributes: b0000 = Strongly-ordered b0001 = Device b0011 = Normal Memory Non-Cacheable b0110 = Write-Through b0111 = Write-Back no Write Allocate b1111 = Write-Back Write Allocate [0] shared bit <i>ARUSERMx[6:0] encodings on page 6-5</i>
<b>ARVALIDM1</b>	O	Address valid.

### Read data channel signals

Table A-18 shows the read data signals for AXI Master1.

**Table A-18 Read data signals for AXI Master1**

Signal	I/O	Description
<b>RVALIDM1</b>	I	Read valid
<b>RDATAM1[63:0]</b>	I	Read data
<b>RRESPM1[1:0]</b>	I	Read response
<b>RLASTM1</b>	I	Read Last indication
<b>RIDM1[5:0]</b>	I	Read ID
<b>RREADYM1</b>	O	Read ready

## AXI Master1 Clock enable signals

This section describes the AXI Master1 clock enable signals.

**Table A-19 AXI Master1 clock enable signals**

Signal	I/O	Source	Description
<b>INCLKENM1</b>	I	Clock generator	Clock enable for the AXI bus that enables the AXI interface to operate at either: <ul style="list-style-type: none"> <li>integer ratios of the system clock</li> <li>half integer ratios of the system clock.</li> </ul> See Chapter 7 <i>Clocking, Resets, and Power Management</i> .
<b>OUTCLKENM1</b>	I		Clock enable for the AXI bus that enables the AXI interface to operate at either: <ul style="list-style-type: none"> <li>integer ratios of the system clock</li> <li>half integer ratios of the system clock.</li> </ul> See Chapter 7 <i>Clocking, Resets, and Power Management</i> .

### A.7.3 AXI ACP signals

The following sections describe the AXI ACP interface signals:

- *Write address signals for AXI ACP*
- *Write data channel signals* on page A-22
- *Write response channel signals* on page A-22
- *Read data channel signals* on page A-23
- *Read data channel signals* on page A-24
- *ACLKENS* on page A-25.

#### Write address signals for AXI ACP

Table A-14 on page A-15 shows the AXI write address signals for AXI ACP.

**Table A-20 Write address signals for AXI ACP**

Signal	I/O	Description
<b>AWADDRS[31:0]</b>	I	Address.
<b>AWBURSTS[1:0]</b>	I	Burst type: b01 = INCR incrementing burst b10 = WRAP Wrapping burst. Other values are Reserved.
<b>AWCACHES[3:0]</b>	I	Cache type giving additional information about cacheable characteristics.

Table A-20 Write address signals for AXI ACP (continued)

Signal	I/O	Description
<b>AWIDS[2:0]</b>	I	Request ID
<b>AWLENS[3:0]</b>	I	Burst length that gives the exact number of transfers: b0000 = 1 data transfer b0001 = 2 data transfers b0010 = 3 data transfers b0011 = 4 data transfers.
<b>AWLOCKS[1:0]</b>	I	Lock type: b00 = normal access b01 = exclusive access b10 = locked access.
<b>AWPROTS[2:0]</b>	I	Protection Type.
<b>AWREADYS</b>	O	Address ready.
<b>AWSIZES[1:0]</b>	I	Burst size: b000 = 8-bit transfer b001 = 16-bit transfer b010 = 32-bit transfer b011 = 64-bit transfer.
<b>AWUSERS[6:0]</b>	I	Sideband information: [6] cacheable dside. [5] inner shared [4:1] inner attributes: b0000 = Strongly-ordered b0001 = Device b0011 = Normal Memory Non-Cacheable b0110 = Write-Through b0111 = Write-Back no Write Allocate b1111 = Write-Back Write Allocate [0] shared. See <i>AXI USER encodings</i> on page 6-5.
<b>AWVALIDS</b>	I	Address valid.

## Write data channel signals

Table A-15 on page A-17 shows the AXI write data signals for AXI ACP.

**Table A-21 Write data signals for AXI ACP**

Signal	I/O	Description
<b>WDATAS[63:0]</b>	I	Write data
<b>WIDS[2:0]</b>	I	Write ID
<b>WLASTS</b>	I	Write last indication
<b>WREADYS</b>	O	Write ready
<b>WSTRBS[7:0]</b>	I	Write byte lane strobe
<b>WVALIDS</b>	I	Write valid

## Write response channel signals

Table A-16 on page A-17 shows the AXI write response signals for AXI ACP.

**Table A-22 Write response signals for AXI ACP**

Signal	I/O	Description
<b>BIDS[2:0]</b>	O	Response ID
<b>BREADYS</b>	I	Response ready
<b>BRESPTS[1:0]</b>	O	Write response
<b>BVALIDS</b>	O	Response valid

## Read data channel signals

Table A-17 on page A-18 shows the AXI read address signals for AXI ACP.

**Table A-23 Read address signals for AXI ACP**

Signal	I/O	Description
<b>ARADDRS[31:0]</b>	I	Address.
<b>ARBURSTS[1:0]</b>	I	Burst type: b01 = INCR incrementing burst b10 = WRAP Wrapping burst. Other values are Reserved.
<b>ARCACHES[3:0]</b>	I	Cache type giving additional information about cacheable characteristics.
<b>ARIDS[5:0]</b>	I	Request ID
<b>ARLENS[3:0]</b>	I	Burst length that gives the exact number of transfers: b0000 = 1 data transfer b0001 = 2 data transfers b0010 = 3 data transfers b0011 = 4 data transfers.
<b>ARLOCKS[1:0]</b>	I	Lock type: b00 = normal access b01 = exclusive access b10 = locked access.
<b>ARPROTS[2:0]</b>	I	Protection Type
<b>ARREADYS</b>	O	Address ready

Table A-23 Read address signals for AXI ACP (continued)

Signal	I/O	Description
<b>ARSIZES[1:0]</b>	I	Burst size: b000 = 8-bit transfer b001 = 16-bit transfer b010 = 32-bit transfer b011 = 64-bit transfer.
<b>ARUSERS[4:0]</b>	I	Sideband information: [4:1] inner attribute bits: b0000 = Strongly-ordered b0001 = Device b0011 = Normal Memory Non-Cacheable b0110 = Write-Through b0111 = Write-Back no Write Allocate b1111 = Write-Back Write Allocate. [0] shared bit. See <i>AXI USER encodings</i> on page 6-5.
<b>ARVALIDS</b>	I	Address valid.

### Read data channel signals

Table A-18 on page A-19 shows the AXI read data signals for AXI ACP.

Table A-24 Read data signals for AXI ACP

Signal	I/O	Description
<b>RVALIDS</b>	O	Read valid
<b>RDATAS[63:0]</b>	O	Read data
<b>RRESPS[1:0]</b>	O	Read response
<b>RLASTS</b>	O	Read Last indication
<b>RIDS[2:0]</b>	O	Read ID
<b>RREADYS</b>	I	Read ready

**ACLKENS**

Table A-25 shows the **ACLKEN** slave signal.

**Table A-25 ACLKENS signal**

Signal	I/O	Description
<b>ACLKENS</b>	I	Bus clock enable. See <i>ACP clocking</i> on page 7-4.

## A.8 Performance monitoring signals

Table A-26 shows the performance monitoring signals. There are as many **PMUEVENT** buses as there are Cortex-A9 processors in the design.

**Table A-26 Performance monitoring signals**

Signal	I/O	Description
<b>PMUEVENTn[28:0]</b>	O	<p>Performance Monitoring Unit event signals for CPU<sub>n</sub>.</p> <p><b>PMUEVENTn[0]</b> 0x00 software increment</p> <p><b>PMUEVENTn[1]</b> 0x01 instruction fetch that causes a refill</p> <p><b>PMUEVENTn[2]</b> 0x02 instruction fetch that causes a TLB refill</p> <p><b>PMUEVENTn[3]</b> 0x03 data read or write operation that causes a refill</p> <p><b>PMUEVENTn[4]</b> 0x04 data read or write operation that causes a cache access</p> <p><b>PMUEVENTn[5]</b> 0x05 data read or write operation that causes a TLB refill</p> <p><b>PMUEVENTn[6]</b> 0x06 data read architecturally executed</p> <p><b>PMUEVENTn[7]</b> 0x07 data write architecturally executed.</p> <p><b>PMUEVENTn[8]</b> 0x08 number of instructions decoded</p> <p><b>PMUEVENTn[9]</b> 0x09 exception taken</p> <p><b>PMUEVENTn[10]</b> 0x0A exception return architecturally executed</p> <p><b>PMUEVENTn[11]</b> 0x0B change to ContextID retired</p> <p><b>PMUEVENTn[12]</b> 0x0C software change of PC</p> <p><b>PMUEVENTn[13]</b> 0x0D immediate branch architecturally executed</p> <p><b>PMUEVENTn[14]</b> 0x0E number of predictable function returns</p> <p><b>PMUEVENTn[15]</b> 0x0F unaligned access architecturally executed</p> <p><b>PMUEVENTn[16]</b> 0x10 branch mispredicted or not predicted.</p> <p style="padding-left: 2em;">- 0x11 reserved</p> <p><b>PMUEVENTn[17]</b> 0x12 branches or other change in program flow</p> <p><b>PMUEVENTn[18]</b> 0x40 Java bytecode executed</p> <p><b>PMUEVENTn[19]</b> 0x41 software Java bytecode executed</p> <p><b>PMUEVENTn[20]</b> 0x42 Jazelle backward branches executed</p> <p><b>PMUEVENTn[21]</b> 0x50 coherent linefill request that misses in other uniprocessors</p> <p><b>PMUEVENTn[22]</b> 0x51 request for coherent linefill that hits in other uniprocessors</p> <p><b>PMUEVENTn[23]</b> 0x60 instruction cache dependent stalls</p> <p><b>PMUEVENTn[24]</b> 0x61 data cache dependent stalls</p> <p><b>PMUEVENTn[25]</b> 0x62 TLB miss dependent stalls</p> <p><b>PMUEVENTn[26]</b> 0x63 STREX passed</p> <p><b>PMUEVENTn[27]</b> 0x64 STREX failed</p> <p><b>PMUEVENTn[28]</b> 0x65 data eviction.</p>
<b>PMUIRQ[3:0]</b>	O	Interrupt requests by system metrics, one per Cortex-A9 processor.

## A.9 Parity error signals

Table A-27 shows parity error reporting signals. The number of sets of **PARITYFAIL** signals corresponds to the number of Cortex-A9 processors present in the design.

**Table A-27 Error reporting signals**

Signal	I/O	Description
<b>PARITYFAILn[7:0]</b>	O	Parity output pin from the RAM array for Cortex-A9 processor n. Indicates a parity fail. 0 no parity fail 1 parity fail Bit [7] BTAC parity error Bit [6] GHB parity error Bit [5] Instruction tag RAM parity error Bit [4] Instruction data RAM parity error Bit [3] Main TLB parity error Bit [2] D outer RAM parity error Bit [1] Data tag RAM parity error Bit [0] Data data RAM parity error.
<b>PARITYSCU[3:0]</b>	O	Parity output pin from the SCU tag RAMs. ORed output from each Cortex-A9 processor present in the design.
<b>SCUEVABORT</b>	O	An external abort has occurred during a coherency eviction.

## A.10 MBIST interface

Table A-28 shows the MBIST interface signals.

**Table A-28 MBIST interface signals**

Signal	I/O	Description
<b>MBISTADDR[10:0]</b>	I	MBIST address.
<b>MBISTARRAY[19:0]</b>	I	MBIST arrays used for testing RAMs.
<b>MBISTENABLE</b>	I	Activates MBIST mode.
<b>MBISTWRITEEN</b>	I	Global write enable.
<b>MBISTREADEN</b>	I	Global read enable.

The size of some MBIST signals depends on whether the implementation has parity support or not. Table A-29 shows these signals with parity support implemented.

**Table A-29 MBIST signals with parity support implemented**

Signal	I/O	Description
<b>MBISTBE[31:0]</b>	I	MBIST write enable.
<b>MBISTINDATA[71:0]</b>	I	MBIST data in.
<b>MBISTOUTDATA[287:0]</b>	O	MBIST data out.

Table A-30 shows these signals without parity support implemented.

**Table A-30 MBIST signals without parity support implemented**

Signal	I/O	Description
<b>MBISTBE[25:0]</b>	I	MBIST write enable.
<b>MBISTINDATA[63:0]</b>	I	MBIST data in.
<b>MBISTOUTDATA[255:0]</b>	O	MBIST data out.

See *Cortex-A9 MBIST Controller TRM* for a description of MBIST.

## A.11 Scan test signals

Table A-31 shows the scan test signals.

**Table A-31 Scan test signals**

<b>Name</b>	<b>I/O</b>	<b>Description</b>
<b>SCANMODE</b>	I	In scan test mode.
<b>SE</b>	I	Scan enable.

## A.12 External Debug interface

The following sections describe the external debug interface signals:

- *Authentication interface*
- *APB interface signals* on page A-31
- *Cross trigger interface signals* on page A-32
- *Miscellaneous interface signals* on page A-32.

### A.12.1 Authentication interface

Table A-32 shows the authentication interface signals.

**Table A-32 Authentication interface signals**

Signal	I/O	Description
<b>DBGEN[3:0]</b>	I	Invasive debug enable: 0 = not enabled 1 = enabled.
<b>NIDEN[3:0]</b>	I	Noninvasive debug enable: 0 = not enabled 1 = enabled.
<b>SPIDEN[3:0]</b>	I	Secure privileged invasive debug enable: 0 = not enabled 1 = enabled.
<b>SPNIDEN[3:0]</b>	I	Secure privileged noninvasive debug enable: 0 = not enabled 1 = enabled.

## A.12.2 APB interface signals

Table A-33 shows the APB interface signals.

**Table A-33 APB interface signals**

Signal	I/O	Description
<b>PADDRDBG[N:2]</b>	I	Programming address. The width of N:2 depends on the configuration: [12:2] A uniprocessor or multiprocessor configuration with a single Cortex-A9 processor [13:2] A multiprocessor configuration with two Cortex-A9 processors [14:2] A multiprocessor configuration with three or four Cortex-A9 processors.
<b>PADDRDBG31</b>	I	APB address bus bit [31]: 0 = not an external debugger access 1 = external debugger access
<b>PENABLEDBG</b>	I	APB clock enable.
<b>PSELDBG</b>	I	Selects the external debug interface: 0 = debug registers not selected 1 = debug registers selected.
<b>PWDATADBG</b>	I	APB data enable.
<b>PWRITEDBG</b>	I	APB read and write signal.
<b>PRDATADBG</b>	O	APB slave ready. An APB slave can assert <b>PREADY</b> to extend a transfer.
<b>PREADYDBG</b>	O	Used to extend a transfer by inserting wait states
<b>PSLVERRDBG</b>	O	APB slave transfer error: 0 = no transfer error 1 = transfer error.

### A.12.3 Cross trigger interface signals

Table A-34 shows the CTI signals

**Table A-34 Cross trigger interface signals**

Signal	I/O	Description
<b>EDBGRQ[3:0]</b>	I	External debug request: 0 = no external debug request 1 = external debug request.  The processor treats the <b>EDBGRQ</b> input as level sensitive. The <b>EDBGRQ</b> input must be asserted until the processor asserts <b>DBGACK</b> .
<b>DBGACK[3:0]</b>	O	Debug acknowledge signal
<b>DBGCPUDONE[3:0]</b>	O	Debug acknowledge signal 0 = not enabled 1 = enabled.
<b>DBGRESTART[3:0]</b>	I	Causes the core to exit from Debug state. It must be held HIGH until <b>DBGRESTARTED</b> is deasserted. 0 = not enabled 1 = enabled.
<b>DBGRESTARTED[3:0]</b>	O	Used with <b>DBGRESTART</b> to move between Debug state and Normal state. 0 = not enabled 1 = enabled.

### A.12.4 Miscellaneous interface signals

Table A-35 on page A-33 shows the miscellaneous interface signals.

Table A-35 Miscellaneous debug signals

Signal	I/O	Description
<b>COMMRX[3:0]</b>	O	Comms Channels Receive. Receive portion of Data Transfer Register full flag: 0 = empty 1 = full.
<b>COMMTX[3:0]</b>	O	Comms Channels Transmit. Transmit portion of Data Transfer Register full flag: 0 = empty 1 = full.
<b>DBGNOPWRDWN[3:0]</b>	O	Debugger has requested a Cortex-A9 processor is not powered down.
<b>DBGSWENABLE[3:0]</b>	I	When HIGH only the external debug agent can modify debug registers. 0 = not enabled. This is the default. 1 = Enabled. Access by the software through the extended cp14 interface is permitted. External cp14 and external debug accesses are permitted.
<b>DBGROMADDR[31:12]</b>	I	Specifies bits [31:12] of the ROM table physical address. If the address cannot be determined tie this signal off to zero.
<b>DBGROMADDRV</b>	I	Valid signal for <b>DBGROMADDR</b> . If the address cannot be determined tie this signal LOW.
<b>DBGSELFADDR[31:12]</b>	I	Specifies bits [31:12] of the two's complement signed offset from the ROM Table physical address to the physical address where the debug registers are memory-mapped. If the offset cannot be determined tie this signal off to zero.
<b>DBGSELFADDRV</b>	I	Valid signal for <b>DBGSELFADDR</b> . If the offset cannot be determined tie this signal LOW.

## A.13 PTM interface signals

Table A-36 shows the PTM interface signals. There can be as many PTM interface signal buses as there are Cortex-A9 processors in the design.

**Table A-36 PTM interface signals**

Signal	I/O	Description
<b>WPTFIFOEMPTY<sub>n</sub></b>	O	There are no speculative waypoints in the PTM interface FIFO.
<b>WPTCOMMIT<sub>n</sub></b>	O	Number of waypoints committed this cycle. It is valid to indicate a valid waypoint and commit it in the same cycle.
<b>WPTCONTEXTID<sub>n</sub>[31:0]</b>	O	Context ID for the waypoint. This signal must be true regardless of the condition code of the waypoint.
<b>WPTENABLE</b>	I	Enable waypoint. When set, enables the Cortex-A9 processor to output waypoints.
<b>WPTEXCEPTIONTYPE<sub>n</sub></b>	O	Exception type: b0001 = Halting Debug b0010 = Secure Monitor b0100 = Imprecise Data Abort b0101 = T2EE trap b1000 = Reset b1001 = UNDEF b1010 = SVC b1011 = Prefetch abort/Software Breakpoint b1100 = Precise data abort/software watchpoint b1101 = IRQ b1111 = FIQ.
<b>WPTFLUSH<sub>n</sub></b>	O	Flush signal from core exception FIFO. All as yet uncommitted waypoints are flushed.
<b>WPTLINK<sub>n</sub></b>	O	The waypoint is a branch and updates the link register. Only HIGH if <b>WPTTYPE[2:0]</b> is a direct branch or an indirect branch.
<b>WPT<sub>n</sub>SECURE<sub>n</sub></b>	O	Instructions following the current waypoint are executed in Non-secure state. An instruction is in Non-secure state if the NS bit is set and the processor is not in secure monitor mode.

Table A-36 PTM interface signals (continued)

Signal	I/O	Description
<b>WPTPCn [31:0]</b>	O	Waypoint last executed address indicator. This is the base LR in the case of an exception. Must be 0 for a reset exception, when it must not be traced. Equal to 0 if the waypoint is reset exception.
<b>WPTT32nT16n</b>	O	Indicates the size of the last executed address when in Thumb state: 0 = 16-bit instruction 1 = 32-bit instruction. Must be set if previous <b>WPTTARGETTBIT</b> was zero (ARM state).
<b>WPTTAKENn</b>	O	The waypoint passed its condition codes. The address is still used, irrespective of the value of this signal. Must be set for all waypoints except branch.
<b>WPTTARGETJBITn</b>	O	J bit for waypoint destination. This signal is LOW if <b>WPTRACEPROHIBITED</b> is asserted.
<b>WPTTARGETPCn[31:0]</b>	O	Waypoint target address. Bit [1] must be zero if T-bit is zero. Bit [0] must be zero if J-bit is zero. The Value is zero if <b>WPTTYPE</b> is either prohibit or debug.
<b>WPTTARGETTBITn</b>	O	T bit for waypoint destination This signal is LOW if <b>WPTRACEPROHIBITED</b> is asserted.

Table A-36 PTM interface signals (continued)

Signal	I/O	Description
<b>WPTTRACEPROHIBITEDn</b>	O	<p>Trace is prohibited for the current waypoint target.</p> <p>Indicates entry to prohibited region. No more waypoints are traced until trace can resume.</p> <p>Indication that PTM clocks can be stopped.</p> <p>This signal must be permanently asserted if <b>NIDEN</b> and <b>DBGEN</b> are both LOW, after the in-flight waypoints have exited the core. Only one <b>WPTVALID</b> cycle can be seen with <b>WPTTRACEPROHIBITED</b> set.</p> <p>Trace stops with this waypoint and the next waypoint seen is an Isync packet.</p>
<b>WPTTYPEEn[2:0]</b>	O	<p>Waypoint Type.</p> <p>b000 = Direct Branch</p> <p>b001 = Indirect Branch</p> <p>b010 = Exception</p> <p>b011 = DMB</p> <p>b100 = Debug entry/Trace prohibited</p> <p>b101 = Debug exit (require addresses of first instruction)</p> <p>b110 = Invalid</p> <p>b111 = Invalid.</p> <p>Must only take valid states when <b>WPTVALID</b> is HIGH.</p> <p>Debug Entry must be followed by Debug Exit.</p> <p>———— <b>Note</b> —————</p> <p>Debug exit does not reflect the execution of an instruction.</p>
<b>WPTVALIDn</b>	O	Waypoint is confirmed as valid.

# Appendix B

## Revisions

This appendix describes the technical changes between released issues of this books.

**Table B-1 Issue A**

Change	Location
First release	-

**Table B-2 Differences between issue A and issue B**

Change	Location
Clarify the relationship between the GIC (PL390) and the Cortex-A9 Interrupt Controller	Chapter 4 <i>Interrupt Controller</i> .
Parity error option added	Table 1-1 on page 1-5.
Clarify the role of the SCU with reference to data coherency and the non-support of instruction cache coherency	<i>About the SCU</i> on page 3-2.
Added information about exclusive accesses and address filtering	<i>Address filtering</i> on page 3-2.

**Table B-2 Differences between issue A and issue B (continued)**

<b>Change</b>	<b>Location</b>
SSAC description corrected	<i>SCU Secure Access Control Register (SSAC)</i> on page 3-12.
SSAC bit assignments corrected	Table 3-10 on page 3-13.
Change STI, Software Triggered Interrupt, to SGI, Software Generated Interrupt	Throughout Chapter 4 <i>Interrupt Controller</i> .
INTID descriptions extended and clarified	Throughout Chapter 4 <i>Interrupt Controller</i> .
Reset information added	<i>Timer and watchdog registers</i> on page 5-3.
AXI transaction IDs section extended	<i>AXI transaction IDs</i> on page 6-3.
AXI USER encodings section added	<i>AXI USER encodings</i> on page 6-5.
<b>EVENTI</b> information extended and <b>EVENTO</b> information added	<i>WFE/SEV synchronization</i> on page 6-9.
<b>CLUSTERID[3:0]</b> description corrected	<i>Configuration signals</i> on page A-5.
<b>DBGEN[3:0]</b> description added	Table A-32 on page A-30.

# Glossary

This glossary describes some of the terms used in ARM manuals. Where terms can have several meanings, the meaning presented here is intended.

## **Abort**

A mechanism that indicates to a core that the value associated with a memory access is invalid. An abort can be caused by the external or internal memory system as a result of attempting to access invalid instruction or data memory. An abort is classified as either a Prefetch or Data Abort, and an internal or External Abort.

*See also* Data Abort, External Abort and Prefetch Abort.

## **Advanced eXtensible Interface (AXI)**

A bus protocol that supports separate address/control and data phases, unaligned data transfers using byte strobes, burst-based transactions with only start address issued, separate read and write data channels to enable low-cost DMA, ability to issue multiple outstanding addresses, out-of-order transaction completion, and easy addition of register stages to provide timing closure. The AXI protocol also includes optional extensions to cover signaling for low-power operation.

AXI is targeted at high performance, high clock frequency system designs and includes a number of features that make it very suitable for high speed sub-micron interconnect.

**Advanced High-performance Bus (AHB)**

A bus protocol with a fixed pipeline between address/control and data phases. It only supports a subset of the functionality provided by the AMBA AXI protocol. The full AMBA AHB protocol specification includes a number of features that are not commonly required for master and slave IP developments and ARM Limited recommends only a subset of the protocol is usually used. This subset is defined as the AMBA AHB-Lite protocol.

*See also* Advanced Microcontroller Bus Architecture and AHB-Lite.

**Advanced Microcontroller Bus Architecture (AMBA)**

A family of protocol specifications that describe a strategy for the interconnect. AMBA is the ARM open standard for on-chip buses. It is an on-chip bus specification that details a strategy for the interconnection and management of functional blocks that make up a *System-on-Chip* (SoC). It aids in the development of embedded processors with one or more CPUs or signal processors and multiple peripherals. AMBA complements a reusable design methodology by defining a common backbone for SoC modules.

**Advanced Peripheral Bus (APB)**

A simpler bus protocol than AXI and AHB. It is designed for use with ancillary or general-purpose peripherals such as timers, interrupt controllers, UARTs, and I/O ports. Connection to the main system bus is through a system-to-peripheral bus bridge that helps to reduce system power consumption.

**AHB** *See* Advanced High-performance Bus.

**AHB Access Port (AHB-AP)**  
An optional component of the DAP that provides an AHB interface to a SoC.

**AHB-AP** *See* AHB Access Port.

**Aligned**  
A data item stored at an address that is divisible by the number of bytes that defines the data size is said to be aligned. Aligned words and halfwords have addresses that are divisible by four and two respectively. The terms word-aligned and halfword-aligned therefore stipulate addresses that are divisible by four and two respectively.

**AMBA** *See* Advanced Microcontroller Bus Architecture.

**Advanced Trace Bus (ATB)**  
A bus used by trace devices to share CoreSight capture resources.

**APB** *See* Advanced Peripheral Bus.

**Architecture**  
The organization of hardware and/or software that characterizes a processor and its attached components, and enables devices with similar characteristics to be grouped together when describing their behavior, for example, Harvard architecture, instruction set architecture, ARMv6 architecture.

**ARM instruction** A word that specifies an operation for an ARM processor to perform. ARM instructions must be word-aligned.


**ARM state** A processor that is executing ARM (32-bit) word-aligned instructions is operating in ARM state.

**AXI** See Advanced eXtensible Interface.

### AXI channel order and interfaces

The block diagram shows:

- the order that AXI channel signals are described in
- the master and slave interface conventions for AXI components.



### AXI terminology

The following AXI terms are general. They apply to both masters and slaves:

#### Active read transaction

A transaction for which the read address has transferred, but the last read data has not yet transferred.

#### Active transfer

A transfer for which the **xVALID**<sup>1</sup> handshake has asserted, but for which **xREADY** has not yet asserted.

#### Active write transaction

A transaction for which the write address or leading write data has transferred, but the write response has not yet transferred.

#### Completed transfer

A transfer for which the **xVALID/xREADY** handshake is complete.

1. The letter x in the signal name denotes an AXI channel as follows:

<b>AW</b>	Write address channel.
<b>W</b>	Write data channel.
<b>B</b>	Write response channel.
<b>AR</b>	Read address channel.
<b>R</b>	Read data channel.

- Payload** The non-handshake signals in a transfer.
- Transaction** An entire burst of transfers, comprising an address, one or more data transfers and a response transfer (writes only).
- Transmit** An initiator driving the payload and asserting the relevant **xVALID** signal.
- Transfer** A single exchange of information. That is, with one **xVALID/xREADY** handshake.

The following AXI terms are master interface attributes. To obtain optimum performance, they must be specified for all components with an AXI master interface:

**Combined issuing capability**

The maximum number of active transactions that a master interface can generate. This is specified instead of write or read issuing capability for master interfaces that use a combined storage for active write and read transactions.

**Read ID capability**

The maximum number of different **ARID** values that a master interface can generate for all active read transactions at any one time.

**Read ID width**

The number of bits in the **ARID** bus.

**Read issuing capability**

The maximum number of active read transactions that a master interface can generate.

**Write ID capability**

The maximum number of different **AWID** values that a master interface can generate for all active write transactions at any one time.

**Write ID width**

The number of bits in the **AWID** and **WID** buses.

**Write interleave capability**

The number of active write transactions for which the master interface is capable of transmitting data. This is counted from the earliest transaction.

**Write issuing capability**

The maximum number of active write transactions that a master interface can generate.

The following AXI terms are slave interface attributes. To obtain optimum performance, they must be specified for all components with an AXI slave interface

### **Combined acceptance capability**

The maximum number of active transactions that a slave interface can accept. This is specified instead of write or read acceptance capability for slave interfaces that use a combined storage for active write and read transactions.

### **Read acceptance capability**

The maximum number of active read transactions that a slave interface can accept.

### **Read data reordering depth**

The number of active read transactions for which a slave interface can transmit data. This is counted from the earliest transaction.

### **Write acceptance capability**

The maximum number of active write transactions that a slave interface can accept.

### **Write interleave depth**

The number of active write transactions for which the slave interface can receive data. This is counted from the earliest transaction.

### **Beat**

Alternative word for an individual transfer within a burst. For example, an INCR4 burst comprises four beats.

*See also* Burst.

### **Block address**

An address that comprises a tag, an index, and a word field. The tag bits identify the way that contains the matching cache entry for a cache hit. The index bits identify the set being addressed. The word field contains the word address that can be used to identify specific words, halfwords, or bytes within the cache entry.

*See also* Cache terminology diagram on the last page of this glossary.

### **Burst**

A group of transfers to consecutive addresses. Because the addresses are consecutive, there is no requirement to supply an address for any of the transfers after the first one. This increases the speed at which the group of transfers can occur. Bursts over AHB buses are controlled using the **HBURST** signals to specify if transfers are single, four-beat, eight-beat, or 16-beat bursts, and to specify how the addresses are incremented.

*See also* Beat.

- Byte** An 8-bit data item.
- Byte-invariant** In a byte-invariant system, the address of each byte of memory remains unchanged when switching between little-endian and big-endian operation. When a data item larger than a byte is loaded from or stored to memory, the bytes making up that data item are arranged into the correct order depending on the endianness of the memory access. The ARM architecture supports byte-invariant systems in ARMv6 and later versions. When byte-invariant support is selected, unaligned halfword and word memory accesses are also supported. Multi-word accesses are expected to be word-aligned.
- See also* Word-invariant.
- Byte lane strobe** An AHB signal, **HBSTRB**, that is used for unaligned or mixed-endian data accesses to determine which byte lanes are active in a transfer. One bit of **HBSTRB** corresponds to eight bits of the data bus.
- Cache** A block of on-chip or off-chip fast access memory locations, situated between the processor and main memory, used for storing and retrieving copies of often used instructions and/or data. This is done to greatly reduce the average speed of memory accesses and so to increase processor performance.
- See also* Cache terminology diagram on the last page of this glossary.
- Cache contention** When the number of frequently-used memory cache lines that use a particular cache set exceeds the set-associativity of the cache. In this case, main memory activity increases and performance decreases.
- Cache hit** A memory access that can be processed at high speed because the instruction or data that it addresses is already held in the cache.
- Cache line** The basic unit of storage in a cache. It is always a power of two words in size (usually four or eight words), and is required to be aligned to a suitable memory boundary.
- See also* Cache terminology diagram on the last page of this glossary.
- Cache line index** The number associated with each cache line in a cache way. Within each cache way, the cache lines are numbered from 0 to (set associativity) -1.
- See also* Cache terminology diagram on the last page of this glossary.
- Cache lockdown** To fix a line in cache memory so that it cannot be overwritten. Cache lockdown enables critical instructions and/or data to be loaded into the cache so that the cache lines containing them are not subsequently reallocated. This ensures that all subsequent accesses to the instructions/data concerned are cache hits, and therefore complete as quickly as possible.
- Cache miss** A memory access that cannot be processed at high speed because the instruction/data it addresses is not in the cache and a main memory access is required.

- Cache set** A cache set is a group of cache lines (or blocks). A set contains all the ways that can be addressed with the same index. The number of cache sets is always a power of two.
- See also* Cache terminology diagram on the last page of this glossary.
- Cache way** A group of cache lines (or blocks). It is 2 to the power of the number of index bits in size.
- See also* Cache terminology diagram on the last page of this glossary.
- Clean** A cache line that has not been modified while it is in the cache is said to be clean. To clean a cache is to write dirty cache entries into main memory. If a cache line is clean, it is not written on a cache miss because the next level of memory contains the same data as the cache.
- See also* Dirty.
- Coherency** *See* Memory coherency.
- Cold reset** Also known as power-on reset. Starting the processor by turning power on. Turning power off and then back on again clears main memory and many internal settings. Some program failures can lock up the processor and require a cold reset to enable the system to be used again. In other cases, only a warm reset is required.
- See also* Warm reset.
- Communications channel** The hardware used for communicating between the software running on the processor, and an external host, using the debug interface. When this communication is for debug purposes, it is called the Debug Comms Channel. In an ARMv6 compliant core, the communications channel includes the Data Transfer Register, some bits of the Data Status and Control Register, and the external debug interface controller, such as the DBGTAP controller in the case of the JTAG interface.
- Condition field** A four-bit field in an instruction that specifies a condition under which the instruction can execute.
- Conditional execution** If the condition code flags indicate that the corresponding condition is true when the instruction starts executing, it executes normally. Otherwise, the instruction does nothing.
- Context** The environment that each process operates in for a multitasking operating system. In ARM processors, this is limited to mean the Physical Address range that it can access in memory and the associated memory access permissions.
- See also* Fast context switch.

<b>Control bits</b>	The bottom eight bits of a Program Status Register (PSR). The control bits change when an exception arises and can be altered by software only when the processor is in a privileged mode.
<b>Coprocessor</b>	A processor that supplements the main processor. It carries out additional functions that the main processor cannot perform. Usually used for floating-point math calculations, signal processing, or memory management.
<b>Copy back</b>	<i>See</i> Write-back.
<b>Core</b>	A core is that part of a processor that contains the ALU, the datapath, the general-purpose registers, the Program Counter, and the instruction decode and control circuitry.
<b>Core module</b>	In the context of an ARM Integrator, a core module is an add-on development board that contains an ARM processor and local memory. Core modules can run standalone, or can be stacked onto Integrator motherboards.
<b>Core reset</b>	<i>See</i> Warm reset.
<b>CPSR</b>	<i>See</i> Current Program Status Register
<b>Current Program Status Register (CPSR)</b>	The register that holds the current operating processor status.
<b>Data Abort</b>	An indication from a memory system to a core that it must halt execution of an attempted illegal memory access. A Data Abort is attempting to access invalid data memory.  <i>See also</i> Abort, External Abort, and Prefetch Abort.
<b>Data cache</b>	A block of on-chip fast access memory locations, situated between the processor and main memory, used for storing and retrieving copies of often used data. This is done to greatly reduce the average speed of memory accesses and so to increase processor performance.
<b>DBGTAP</b>	<i>See</i> Debug Test Access Port.
<b>Debugger</b>	A debugging system that includes a program, used to detect, locate, and correct software faults, together with custom hardware that supports software debugging.
<b>Dirty</b>	A cache line in a write-back cache that has been modified while it is in the cache is said to be dirty. A cache line is marked as dirty by setting the dirty bit. If a cache line is dirty, it must be written to memory on a cache miss because the next level of memory contains data that has not been updated. The process of writing dirty data to main memory is called cache cleaning.  <i>See also</i> Clean.

<b>DNM</b>	<i>See</i> Do Not Modify.
<b>Do Not Modify (DNM)</b>	In Do Not Modify fields, the value must not be altered by software. DNM fields read as Unpredictable values, and must only be written with the same value read from the same field on the same processor. DNM fields are sometimes followed by RAZ or RAO in parentheses to show which way the bits must read for future compatibility, but programmers must not rely on this behavior.
<b>Doubleword</b>	A 64-bit data item. The contents are taken as being an unsigned integer unless otherwise stated.
<b>Doubleword-aligned</b>	A data item having a memory address that is divisible by eight.
<b>Exception</b>	A fault or error event that is considered serious enough to require that program execution is interrupted. Examples include attempting to perform an invalid memory access, external interrupts, and undefined instructions. When an exception occurs, normal program flow is interrupted and execution is resumed at the corresponding exception vector. This contains the first instruction of the interrupt handler to deal with the exception.
<b>Exception service routine</b>	<i>See</i> Interrupt handler.
<b>Exception vector</b>	<i>See</i> Interrupt vector.
<b>External Abort</b>	An indication from an external memory system to a core that it must halt execution of an attempted illegal memory access. An External Abort is caused by the external memory system as a result of attempting to access invalid memory.  <i>See also</i> Abort, Data Abort and Prefetch Abort.
<b>Flat address mapping</b>	A system of organizing memory in which each Physical Address contained within the memory space is the same as its corresponding Virtual Address.
<b>Front of queue pointer</b>	Pointer to the next entry to be written to in the write buffer.
<b>Halfword</b>	A 16-bit data item.
<b>Halt mode</b>	One of two mutually exclusive debug modes. In halt mode all processor execution halts when a breakpoint or watchpoint is encountered. All processor state, coprocessor state, memory and input/output locations can be examined and altered by the JTAG interface.  <i>See also</i> Monitor debug-mode.

<b>High vectors</b>	Alternative locations for exception vectors. The high vector address range is near the top of the address space, rather than at the bottom.
<b>Host</b>	A computer that provides data and other services to another computer. Especially, a computer providing debugging services to a target being debugged.
<b>IEEE 754 standard</b>	<i>IEEE Standard for Binary Floating-Point Arithmetic, ANSI/IEEE Std. 754-1985.</i> The standard that defines data types, correct operation, exception types and handling, and error bounds for floating-point systems. Most processors are built in compliance with the standard in either hardware or a combination of hardware and software.
<b>IEM</b>	<i>See</i> Intelligent Energy Manager.
<b>IGN</b>	<i>See</i> Ignore.
<b>Ignore (IGN)</b>	Must ignore memory writes.
<b>Illegal instruction</b>	An instruction that is architecturally Undefined.
<b>IMB</b>	<i>See</i> Instruction Memory Barrier.
<b>Implementation-defined</b>	Means that the behavior is not architecturally defined, but must be defined and documented by individual implementations.
<b>Implementation-specific</b>	Means that the behavior is not architecturally defined, and does not have to be documented by individual implementations. Used when there are a number of implementation options available and the option chosen does not affect software compatibility.
<b>Imprecise tracing</b>	<p>A filtering configuration where instruction or data tracing can start or finish earlier or later than expected. Most cases cause tracing to start or finish later than expected.</p> <p>For example, if <b>TraceEnable</b> is configured to use a counter so that tracing begins after the fourth write to a location in memory, the instruction that caused the fourth write is not traced, although subsequent instructions are. This is because the use of a counter in the <b>TraceEnable</b> configuration always results in imprecise tracing.</p>
<b>Index</b>	<i>See</i> Cache index.
<b>Index register</b>	A register specified in some load or store instructions. The value of this register is used as an offset to be added to or subtracted from the base register value to form the virtual address, which is sent to memory. Some addressing modes optionally enable the index register value to be shifted prior to the addition or subtraction.

<b>Instruction cache</b>	A block of on-chip fast access memory locations, situated between the processor and main memory, used for storing and retrieving copies of often used instructions. This is done to greatly reduce the average speed of memory accesses and so to increase processor performance.
<b>Instruction cycle count</b>	The number of cycles for which an instruction occupies the Execute stage of the pipeline.
<b>Instruction Memory Barrier (IMB)</b>	An operation to ensure that the prefetch buffer is flushed of all out-of-date instructions.
<b>Intelligent Energy Manager (IEM)</b>	A technology that enables dynamic voltage scaling and clock frequency variation to be used to reduce power consumption in a device.
<b>Internal scan chain</b>	A series of registers connected together to form a path through a device, used during production testing to import test patterns into internal nodes of the device and export the resulting values.
<b>Interrupt handler</b>	A program that control of the processor is passed to when an interrupt occurs.
<b>Interrupt vector</b>	One of a number of fixed addresses in low memory, or in high memory if high vectors are configured, that contains the first instruction of the corresponding interrupt handler.
<b>Invalidate</b>	To mark a cache line as being not valid by clearing the valid bit. This must be done whenever the line does not contain a valid cache entry. For example, after a cache flush all lines are invalid.
<b>Joint Test Action Group (JTAG)</b>	The name of the organization that developed standard IEEE 1149.1. This standard defines a boundary-scan architecture used for in-circuit testing of integrated circuit devices. It is commonly known by the initials JTAG.
<b>JTAG</b>	<i>See</i> Joint Test Action Group.
<b>Line</b>	<i>See</i> Cache line.
<b>Load/store architecture</b>	A processor architecture where data-processing operations only operate on register contents, not directly on memory contents.
<b>Load Store Unit (LSU)</b>	The part of a processor that handles load and store transfers.
<b>LSU</b>	<i>See</i> Load Store Unit.

- Macrocell** A complex logic block with a defined interface and behavior. A typical VLSI system comprises several macrocells (such as a processor, an ETM, and a memory block) plus application-specific logic.
- Memory bank** One of two or more parallel divisions of interleaved memory, usually one word wide, that enable reads and writes of multiple words at a time, rather than single words. All memory banks are addressed simultaneously and a bank enable or chip select signal determines which of the banks is accessed for each transfer. Accesses to sequential word addresses cause accesses to sequential banks. This enables the delays associated with accessing a bank to occur during the access to its adjacent bank, speeding up memory transfers.
- Memory coherency** A memory is coherent if the value read by a data read or instruction fetch is the value that was most recently written to that location. Memory coherency is made difficult when there are multiple possible physical locations that are involved, such as a system that has main memory, a write buffer and a cache.
- Memory Management Unit (MMU)** Hardware that controls caches and access permissions to blocks of memory, and translates virtual addresses to physical addresses.
- Microprocessor** *See* Processor.
- Miss** *See* Cache miss.
- MMU** *See* Memory Management Unit.
- Modified Virtual Address (MVA)** A Virtual Address produced by the ARM processor can be changed by the current Process ID to provide a *Modified Virtual Address* (MVA) for the MMUs and caches.  
  
*See also* Fast Context Switch Extension.
- Monitor debug-mode** One of two mutually exclusive debug modes. In Monitor debug-mode the processor enables a software abort handler provided by the debug monitor or operating system debug task. When a breakpoint or watchpoint is encountered, this enables vital system interrupts to continue to be serviced while normal program execution is suspended.  
  
*See also* Halt mode.
- Multi-ICE** A JTAG-based tool for debugging embedded systems.
- MVA** *See* Modified Virtual Address.
- PA** *See* Physical Address.
- Penalty** The number of cycles in which no useful Execute stage pipeline activity can occur because an instruction flow is different from that assumed or predicted.

<b>Power-on reset</b>	See Cold reset.
<b>Prefetching</b>	In pipelined processors, the process of fetching instructions from memory to fill up the pipeline before the preceding instructions have finished executing. Prefetching an instruction does not mean that the instruction must be executed.
<b>Prefetch Abort</b>	An indication from a memory system to a core that it must halt execution of an attempted illegal memory access. A Prefetch Abort can be caused by the external or internal memory system as a result of attempting to access invalid instruction memory.  See also Data Abort, External Abort and Abort.
<b>Processor</b>	A processor is the circuitry in a computer system required to process data using the computer instructions. It is an abbreviation of microprocessor. A clock source, power supplies, and main memory are also required to create a minimum complete working computer system.
<b>Physical Address (PA)</b>	The MMU performs a translation on <i>Modified Virtual Addresses</i> (MVA) to produce the <i>Physical Address</i> (PA) which is given to AHB to perform an external access. The PA is also stored in the data cache to avoid the necessity for address translation when data is cast out of the cache.  See also Fast Context Switch Extension.
<b>Read</b>	Reads are defined as memory operations that have the semantics of a load. That is, the ARM instructions LDM, LDRD, LDC, LDR, LDRT, LDRSH, LDRH, LDRSB, LDRB, LDRBT, LDREX, RFE, STREX, SWP, and SWPB, and the Thumb instructions LDM, LDR, LDRSH, LDRH, LDRSB, LDRB, and POP. Java instructions that are accelerated by hardware can cause a number of reads to occur, according to the state of the Java stack and the implementation of the Java hardware acceleration.
<b>RealView ICE</b>	A system for debugging embedded processor cores using a JTAG interface.
<b>Region</b>	A partition of instruction or data memory space.
<b>Remapping</b>	Changing the address of physical memory or devices after the application has started executing. This is typically done to enable RAM to replace ROM when the initialization has been completed.
<b>Reserved</b>	A field in a control register or instruction format is reserved if the field is to be defined by the implementation, or produces Unpredictable results if the contents of the field are not zero. These fields are reserved for use in future extensions of the architecture or are implementation?specific. All reserved bits not used by the implementation must be written as 0 and read as 0.

**Saved Program Status Register (SPSR)**

The register that holds the CPSR of the task immediately before the exception occurred that caused the switch to the current mode.

**SBO** *See* Should Be One.

**SBZ** *See* Should Be Zero.

**SBZP** *See* Should Be Zero or Preserved.

**Scan chain** A scan chain is made up of serially-connected devices that implement boundary scan technology using a standard JTAG TAP interface. Each device contains at least one TAP controller containing shift registers that form the chain connected between **TDI** and **TDO**, through which test data is shifted. Processors can contain several shift registers to enable you to access selected parts of the device.

**SCREG** The currently selected scan chain number in an ARM TAP controller.

**Set** *See* Cache set.

**Set-associative cache**

In a set-associative cache, lines can only be placed in the cache in locations that correspond to the modulo division of the memory address by the number of sets. If there are  $n$  ways in a cache, the cache is termed  $n$ -way set-associative. The set-associativity can be any number greater than or equal to 1 and is not restricted to being a power of two.

**Should Be One (SBO)**

Should be written as 1 (or all 1s for bit fields) by software. Writing a 0 produces Unpredictable results.

**Should Be Zero (SBZ)**

Should be written as 0 (or all 0s for bit fields) by software. Writing a 1 produces Unpredictable results.

**Should Be Zero or Preserved (SBZP)**

Should be written as 0 (or all 0s for bit fields) by software, or preserved by writing the same value back that has been previously read from the same field on the same processor.

**SPSR** *See* Saved Program Status Register

**Synchronization primitive**

The memory synchronization primitive instructions are those instructions that are used to ensure memory synchronization. That is, the LDREX, STREX, SWP, and SWPB instructions.

<b>Tag</b>	The upper portion of a block address used to identify a cache line within a cache. The block address from the CPU is compared with each tag in a set in parallel to determine if the corresponding line is in the cache. If it is, it is said to be a cache hit and the line can be fetched from cache. If the block address does not correspond to any of the tags, it is said to be a cache miss and the line must be fetched from the next level of memory.  <i>See also</i> Cache terminology diagram on the last page of this glossary.
<b>TAP</b>	<i>See</i> Test access port.
<b>Test Access Port (TAP)</b>	The collection of four mandatory and one optional terminals that form the input/output and control interface to a JTAG boundary-scan architecture. The mandatory terminals are <b>TDI</b> , <b>TDO</b> , <b>TMS</b> , and <b>TCK</b> . The optional terminal is <b>TRST</b> . This signal is required in ARM cores because it is used to reset the debug logic.
<b>Thumb instruction</b>	A halfword that specifies an operation for an ARM processor in Thumb state to perform. Thumb instructions must be halfword-aligned.
<b>Thumb state</b>	A processor that is executing Thumb (16-bit) halfword aligned instructions is operating in Thumb state.
<b>TLB</b>	<i>See</i> Translation Look-aside Buffer.
<b>Translation Lookaside Buffer (TLB)</b>	A cache of recently used translation table entries that avoid the overhead of translation table walking on every memory access. Part of the Memory Management Unit.
<b>Translation table</b>	A table, held in memory, that contains data that defines the properties of memory areas of various fixed sizes.
<b>Translation table walk</b>	The process of doing a full translation table lookup. It is performed automatically by hardware.
<b>Trap</b>	An exceptional condition in a VFP coprocessor that has the respective exception enable bit set in the FPSCR register. The user trap handler is executed.
<b>Undefined</b>	Indicates an instruction that generates an Undefined instruction trap. See the <i>ARM Architecture Reference Manual</i> for more details on ARM exceptions.
<b>UNP</b>	<i>See</i> Unpredictable.
<b>Unpredictable</b>	For reads, the data returned when reading from this location is unpredictable. It can have any value. For writes, writing to this location causes unpredictable behavior, or an unpredictable change in device configuration. Unpredictable instructions must not halt or hang the processor, or any part of the system.
<b>VA</b>	<i>See</i> Virtual Address.

**Virtual Address (VA)**

The MMU uses its translation tables to translate a Virtual Address into a Physical Address. The processor executes code at the Virtual Address, which might be located elsewhere in physical memory.

**Warm reset**

Also known as a core reset. Initializes the majority of the processor excluding the debug controller and debug logic. This type of reset is useful if you are using the debugging features of a processor.

**Watchpoint**

A watchpoint is a mechanism provided by debuggers to halt program execution when the data contained by a particular memory address is changed. Watchpoints are inserted by the programmer to enable inspection of register contents, memory locations, and variable values when memory is written to test that the program is operating correctly. Watchpoints are removed after the program is successfully tested. *See also* Breakpoint.

**Way**

*See* Cache way.

**WB**

*See* Write-back.

**Word**

A 32-bit data item.

**Word-invariant**

In a word-invariant system, the address of each byte of memory changes when switching between little-endian and big-endian operation, in such a way that the byte with address  $A$  in one endianness has address  $A \oplus 3$  in the other endianness. As a result, each aligned word of memory always consists of the same four bytes of memory in the same order, regardless of endianness. The change of endianness occurs because of the change to the byte addresses, not because the bytes are rearranged. The ARM architecture supports word-invariant systems in ARMv3 and later versions. When word-invariant support is selected, the behavior of load or store instructions that are given unaligned addresses is instruction-specific, and is in general not the expected behavior for an unaligned access. It is recommended that word-invariant systems use the endianness that produces the required byte addresses at all times, apart possibly from very early in their reset handlers before they have set up the endianness, and that this early part of the reset handler uses only aligned word memory accesses.

*See also* Byte-invariant.

**Write**

Writes are defined as operations that have the semantics of a store. That is, the ARM instructions SRS, STM, STRD, STC, STRT, STRH, STRB, STRBT, STREX, SWP, and SWPB, and the Thumb instructions STM, STR, STRH, STRB, and PUSH. Java instructions that are accelerated by hardware can cause a number of writes to occur, according to the state of the Java stack and the implementation of the Java hardware acceleration.

**Write-back (WB)**

In a write-back cache, data is only written to main memory when it is forced out of the cache on line replacement following a cache miss. Otherwise, writes by the processor only update the cache. (Also known as copyback).

**Write buffer** A block of high-speed memory, arranged as a FIFO buffer, between the data cache and main memory, whose purpose is to optimize stores to main memory.

**Write completion** The memory system indicates to the processor that a write has been completed at a point in the transaction where the memory system is able to guarantee that the effect of the write is visible to all processors in the system. This is not the case if the write is associated with a memory synchronization primitive, or is to a Device or Strongly-ordered region. In these cases the memory system might only indicate completion of the write when the access has affected the state of the target, unless it is impossible to distinguish between having the effect of the write visible and having the state of target updated.

This stricter requirement for some types of memory ensures that any side-effects of the memory access can be guaranteed by the processor to have taken place. You can use this to prevent the starting of a subsequent operation in the program order until the side-effects are visible.

**Write-through (WT)** In a write-through cache, data is written to main memory at the same time as the cache is updated.

**WT** *See* Write-through.

### Cache terminology diagram

The diagram illustrates the following cache terminology:

- block address
- cache line
- cache set
- cache way
- index
- tag.

