Cortex - A9 Floating-Point Unit

Revision: r2p0

Technical Reference Manual



Cortex-A9 Floating-Point Unit Technical Reference Manual

Copyright © 2008-2009 ARM. All rights reserved.

Release Information

The following changes have been made to this book.

Change history

Date	Issue	Confidentiality	Change
04 April 2008	A	Non-Confidential	First release for r0p0
10 July 2008	В	Non-Confidential Restricted Access	Second release for r0p0
12 Dec 2008	С	Non-Confidential Restricted Access	First release for r1p0
28 September 2009	D	Non-Confidential Restricted Access	First release for r2p0
27 November 2009	Е	Non-Confidential	Second release for r2p0

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Where the term ARM is used it means "ARM or any of its subsidiaries as appropriate".

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Unrestricted Access is an ARM internal classification.

Product Status

The information in this document is final, that is for a developed product.

Web Address

http://www.arm.com

Contents

Cortex-A9 Floating-Point Unit Technical Reference Manual

	Pref	ace	
		About this book	xi
		Additional reading	xi\
		Feedback	xv
Chapter 1	Intro	oduction	
•	1.1	About the FPU	1-2
	1.2	Applications	1-3
	1.3	Writing optimal FP code	
	1.4	Product revisions	
Chapter 2	Prog	grammers Model	
•	2.1	About the programmers model	2-2
	2.2	IEEE 754 standard compliance	2-3
	2.3	Instruction throughput and latency	
	2.4	Register summary	
	2.5	Register descriptions	

Appendix A Revisions

Glossary

List of Tables Cortex-A9 Floating-Point Unit Technical Reference Manual

	Change history	ii
Table 2-1	FPU instruction throughput and latency cycles	2-5
Table 2-2	FPU system registers	
Table 2-3	Accessing FPU system registers	2-7
Table 2-4	FPSID Register bit assignments	2-9
Table 2-5	FPSCR bit assignments	2-10
Table 2-6	MVFR1 bit assignments	2-12
Table 2-7	MVFR0 bit assignments	2-13
Table 2-8	FPEXC Register bit assignments	2-15
Table A-1	Issue A	A-1
Table A-2	Differences between Issue A and Issue B	A-1
Table A-3	Differences between issue B and issue C	A-1
Table A-4	Differences between issue C and issue D	A-2
Table A-5	Differences between issue D and Issue E	A-2

List of Tables

List of Figures Cortex-A9 Floating-Point Unit Technical Reference Manual

Figure 2-1	FPSID Register bit assignments	. 2-9
Figure 2-2	FPSCR bit assignments	2-10
Figure 2-3	MVFR1 bit assignments	
Figure 2-4	MVFR0 bit assignments	2-13
Figure 2-5	FPEXC Register bit assignments	2-14

List of Figures

Preface

This preface introduces the *Cortex-A9 Floating-Point Unit (FPU) Technical Reference Manual*. It contains the following sections:

- About this book on page xii
- Feedback on page xvi.

About this book

This book is for the Cortex-A9 Floating-Point Unit (FPU).

Product revision status

The rnpn identifier indicates the revision status of the product described in this book, where:

rn Identifies the major revision of the product.

pn Identifies the minor revision or modification status of the product.

Intended audience

This book is written for system designers, system integrators, and verification engineers who are designing a *System-on-Chip* (SoC) device that uses the FPU. The book describes the external functionality of the FPU.

Using this book

This book is organized into the following chapters:

Chapter 1 Introduction

Read this for a high-level view of the FPU and a description of its features.

Chapter 2 Programmers Model

Read this for a description of the major components of the FPU and how they operate.

Appendix A Revisions

Read this for a description of the technical changes between released issues of this book.

Glossary Read this for definitions of terms used in this book.

Conventions

Conventions that this book can use are described in:

Typographical on page xiii

Typographical

The typographical conventions are:

italic Highlights important notes, introduces special terminology,

denotes internal cross-references, and citations.

bold Highlights interface elements, such as menu names. Denotes

signal names. Also used for terms in descriptive lists, where

appropriate.

monospace Denotes text that you can enter at the keyboard, such as

commands, file and program names, and source code.

monospace Denotes a permitted abbreviation for a command or option. You

can enter the underlined text instead of the full command or option

name.

monospace italic Denotes arguments to monospace text where the argument is to be

replaced by a specific value.

monospace bold Denotes language keywords when used outside example code.

< and > Enclose replaceable terms for assembler syntax where they appear

in code or code fragments. For example:

MRC p15, 0 <Rd>, <CRn>, <CRm>, <Opcode_2>

Additional reading

This section lists publications by ARM and by third parties.

See Infocenter, http://infocenter.arm.com, for access to ARM documentation.

ARM publications

This book contains information that is specific to this product. See the following documents for other relevant information:

- Cortex-A9 Technical Reference Manual (ARM DDI 0388)
- *Cortex-A9 MPCore Technical Reference Manual* (ARM DDI 0407)
- Cortex-A9 NEON Media Processing Engine Technical Reference Manual (ARM DDI 0409)
- Cortex-A9 MBIST Controller Technical Reference Manual (ARM DDI 0414)
- Cortex-A9 Configuration and Sign-Off Guide (ARM DII 0146)
- CoreSight[™] PTM[™]-A9 Technical Reference Manual (ARM DDI 0401)
- CoreSight PTM-A9 Configuration and Sign-Off Guide (ARM DII 0161)
- CoreSight PTM-A9 Integration Manual (ARM DII 0162)
- CoreSight Program Flow Trace Architecture Specification (ARM IHI 0035)
- ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition (ARM DDI 0406)
- Application Note 98, VFP Support Code (ARM DAI 0098)
- RealView[™] Compilation Tools Developer Guide (ARM DUI 0203)
- RealView ICE and RealView Trace User Guide (ARM DUI 0155)
- Intelligent Energy Controller Technical Overview (ARM DTO 0005)
- *AMBA® AXI Protocol Specification* (ARM IHI 0022)
- *AMBA Specification* (ARM IHI 0011)
- PrimeCell Level 2 Cache Controller (PL310) Technical Reference Manual (ARM DDI 0246)
- L220 Cache Controller Technical Reference Manual (ARM DDI 0329).

Other publications

This section lists relevant documents published by third parties:

• ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic.

Feedback

ARM welcomes feedback on this product and its documentation.

Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms
 if appropriate.

Feedback on this book

If you have any comments on this book, send an e-mail to errata@arm.com. Give:

- the title
- the number
- the relevant page number(s) to which your comments apply
- a concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.

Chapter 1 **Introduction**

This chapter introduces the FPU. It contains the following sections:

- *About the FPU* on page 1-2
- *Applications* on page 1-3
- Writing optimal FP code on page 1-4
- *Product revisions* on page 1-5.

1.1 About the FPU

The FPU is a VFPv3-D16 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. The FPU supports all addressing modes and operations described in the *ARM Architecture Reference Manual*.

The FPU features are:

- support for single-precision and double-precision floating-point formats
- support for conversion between half-precision and single-precision
- operation latencies reduced for most operations in single-precision and double-precision
- high data transfer bandwidth through 64-bit split load and store buses
- completion of load transfers can be performed out-of-order
- normalized and denormalized data are all handled in hardware
- trapless operation enabling fast execution
- support for speculative execution
- low power consumption with high level clock gating and small die size.

The FPU fully supports single-precision and double-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also provides conversions between floating-point data formats and ARM integer word format, with special operations to perform the conversion in round-towards-zero mode for high-level language support.

The Cortex-A9 FPU provides an optimized solution in performance, power, and area for embedded applications and high performance for general-purpose applications.

The use of VFP vector mode is deprecated in ARMv7. Vector operations are not supported in hardware. If you use vectors, support code is required. See the *ARM Architecture Reference Manual* for more information.

Note	
This manual describes only specific implementation issues. See the <i>ARM Reference Manual</i> for information on the VFPv3 architecture including the set.	

1.2 Applications

The FPU provides floating-point computation suitable for a wide spectrum of applications such as:

- personal digital assistants and smartphones for graphics, voice compression and decompression, user interfaces, Java interpretation, and *Just In Time* (JIT) compilation
- games machines for three-dimensional graphics and digital audio
- printers and *MultiFunction Peripheral* (MFP) controllers for high-definition color rendering
- set-top boxes for digital audio and digital video, and three-dimensional user interfaces
- automotive applications for engine management and power train computations.

1.3 Writing optimal FP code

The following guidelines provide significant performance increases for *Floating-Point* (FP) code:

- Moves to and from control registers are serializing. Avoid placing these in loops or time-critical code.
- Avoid register transfers between the Cortex-A9 compute engine register bank and the FPU register bank. Each of the register banks can be loaded or stored directly to or from main memory.
- Avoid too many direct dependencies between consecutive operations. Interleave disparate operations to reduce interlock cycles.
- Avoid the use of single load or store operations and use load and store multiple operations as much as possible to get an efficient transfer bandwidth.
- Perform floating-point compare operations in the FPU and not in the Cortex-A9 processor.

1.4 Product revisions

This section describes the differences in functionality between product revisions:

- **r0p0 r1p0** There are no functionality changes although you must use the Cortex-A9 revision r1p0 design with revision r1p0 FPU.
- **r1p0 r2p0** There are no functionality changes although you must use the Cortex-A9 revision r2p0 design with this revision r2p0 FPU.

Introduction

Chapter 2 **Programmers Model**

This chapter describes implementation-specific features of the FPU that are useful to programmers. It contains the following sections:

- *About the programmers model* on page 2-2
- *IEEE 754 standard compliance* on page 2-3
- Instruction throughput and latency on page 2-4
- Register summary on page 2-7
- Register descriptions on page 2-9.

2.1 About the programmers model

This section introduces the FPU implementation of the VFPv3 floating-point architecture, VFPv3-D16. Unlike VFPv2 implementations, this implementation provides:

- fixed-point to floating-point conversion instructions and floating-point constant loads
- IEEE half-precision and alternative half-precision format support
- trapless exception support.

Table 2-2 on page 2-7 describes the following access type:

RW Read and write.
RO Read only.

2.2 IEEE 754 standard compliance

This section introduces issues related to the IEEE 754 standard compliance:

- hardware and software components
- software-based components and their availability.

2.2.1 Implementation of the IEEE 754 standard

The following operations from the IEEE 754 standard are not supplied by the FPU instruction set:

- remainder
- round floating-point number to integer-valued floating-point number
- binary-to-decimal conversions
- decimal-to-binary conversions
- direct comparison of single-precision and double-precision values.

2.2.2 IEEE 754 standard implementation choices

Some of the implementation choices permitted by the IEEE 754 standard and used in the VFPv3 architecture are described in the *ARM Architecture Reference Manual*.

Supported formats

The VFP supports:

- Single-precision and double-precision for all operations
 - no extended format is supported.
- Half-precision formats
 - IEEE half-precision
 - alternative half-precision.
- Integer formats:
 - unsigned 32-bit integers
 - two's complement signed 32-bit integers.

2.3 Instruction throughput and latency

Complex instruction dependencies and memory system interactions make it impossible to describe the exact cycle timing of all instructions in all circumstances. The timing described in Table 2-1 on page 2-5 is accurate in most cases. For precise timing, you must use a cycle-accurate model of your processor.

2.3.1 Definitions of throughput and latency

The definitions of throughput and latency are:

Throughput Throughput is the number of cycles after issue that another instruction can begin execution.

Latency Latency is the number of cycles after which the data is available for another operation. The forward latency, Fwd, is relevant for *Read After Write* (RAW) hazards. The writeback latency, Wbck, is relevant for *Write-After-Write* (WAW) hazards. See Table 2-1 on page 2-5.

Latency values assume that the instruction has been issued and that neither the FPU pipeline nor the Cortex-A9 pipeline is stalled.

Table 2-1 on page 2-5 shows:

- the FPU instruction throughput and latency cycles for all operations except loads, stores and system register accesses
- the old ARM assembler mnemonics and the ARM *Unified Assembler Language* (UAL) mnemonics.

Table 2-1 FPU instruction throughput and latency cycles

		Single Precis	Double Precision				
Old ARM assembler mnemonic	UAL	Throughput Latency		;y	Throughput	Latency	
			Fwd	Wbck		Fwd	Wbck
FADD	VADD	1	4	l	1	4	
FSUB	VSUB						
FCVT	VCVT						
FSHTOD, FSHTOS							
FSITOD, FSITOS							
FTOSHD, FTOSHS							
FTOSID, FTOSIS							
FTOSL, FTOUH							
FTOUI{Z}D, FTOUI{Z}S							
FTOULD, FTOULS, FUHTOD,							
FUHTOS							
FUITOD, FUITOS							
FULTOD, FULTOS							
FMUL	VMUL	1	5		2	6	
FNMUL	VNMUL						
FMAC	VMLA	1	8		2	9	
FNMAC	VMLS						
FMSC	VNMLS						
FNMSC	VNMLA						
FCPY	VMOV	1	1	2	1	1	2
FABS	VABS						
FNEG	VNEG						
FCONST	VMOV						
FMRSa	VMOV	1	-	0	1	-	0
FMRR(S/D)						1	
FMRD(L/H							
FMSR ^b	VMOV	1	1	2	1	1	2
FM(S/D)RR			1		_	•	~
FMD(L/H)R						1	
						<u> </u>	
FMSTAT	VMRS	1	-	0	1	-	0

Table 2-1 FPU instruction throughput and latency cycles (continued)

		Single Precision			Double Precision		
Old ARM assembler mnemonic	UAL	Throughput	Latency		Throughput Latency		у
			Fwd	Wbck		Fwd	Wbck
FDIV	VDIV	10	15	1	20	25	•
FSQRT	VSQRT	13	17 28 32				
FCMP FCMPE FCMPZ FCMPEZ	VCMP VCMP{E} VCMP{E} VCMP{E}	1	1	4	1	1	4
-	FCVT(T/B) .F16.F32	1	2	2	-	-	-
-	FCVT(T/B) .F32.F16	1	-	4	-	-	-

a. FPU to ARM.

b. ARM to FPU.

2.4 Register summary

Table 2-2 shows the FPU system registers. All FPU system registers are 32-bit wide. Reserved register addresses are RAZ/WI.

Table 2-2 FPU system registers

Name	Туре	Reset	Description
FPSID	RO	0x41033092	See Floating-Point System ID Register on page 2-9
FPSCR	RW	0×00000000	See Floating-Point Status and Control Register on page 2-10
MVFR1	RO	0x01000011	See Media and VFP Feature Register 1 on page 2-12
MVFR0	RO	0x10110221	See Media and VFP Feature Register 0 on page 2-13
FPEXC	RW	0x00000000	See Floating-Point Exception Register on page 2-14

2.4.1 Processor modes for accessing the FPU system registers

Table 2-3 shows the processor modes for accessing the FPU system registers.

Table 2-3 Accessing FPU system registers

Domintor	Privileged acc	ess	User access		
Register	FPEXC EN=0	FPEXC EN=1	FPEXC EN=0	FPEXC EN=1	
FPSID	Permitted	Permitted	Not permitted	Not permitted	
FPSCR	Not permitted	Permitted	Not permitted	Permitted	
MVFR0, MVFR1	Permitted	Permitted	Not permitted	Not permitted	
FPEXC	Permitted	Permitted	Not permitted	Not permitted	

2.4.2 Accessing the FPU registers

Access to the FPU registers is controlled by two system control coprocessor registers of the Cortex-A9 processor, accessed through CP15:

- Non-secure Access Control Register (NSACR)
- Coprocessor Access Control Register (CPACR).

See the Cortex-A9 Technical Reference Manual for information on these registers.

To use the FPU in Secure state only

To use the FPU in Secure state only, you must define the CPACR and Floating-Point Exception Register (FPEXC) registers to enable the FPU:

1. Set the CPACR for access to CP10 and CP11 (the FPU coprocessors):

```
LDR r0, =(0xF << 20)
MCR p15, 0, r0, c1, c0, 2
```

2. Set the FPEXC EN bit to enable the FPU:

```
MOV r3, #0x40000000
VMSR FPEXC, r3
```

To use the FPU in Secure state and Non-secure state

To use the FPU in Secure state and Non-secure state, you must first define the NSACR and then define the CPACR and FPEXC registers to enable the FPU.

1. Set bits [11:10] of the NSACR for access to CP10 and CP11 from both Secure and Non-secure states:

```
MRC p15, 0, r0, c1, c1, 2

ORR r0, r0, #2_11<<10 ; enable fpu/neon

MCR p15, 0, r0, c1, c1, 2
```

2. Set the CPACR for access to CP10 and CP11:

```
LDR r0, =(0xF << 20)
MCR p15, 0, r0, c1, c0, 2
```

3. Set the FPEXC EN bit to enable the FPU:

```
MOV r3, #0x40000000
VMSR FPEXC, r3
```

2.5 Register descriptions

This section describes the FPU system registers. Table 2-2 on page 2-7 provides cross references to individual registers.

2.5.1 Floating-Point System ID Register

The FPSID Register characteristics are:

Purpose Provides information about the VFP implementation.

Usage constraints Only accessible in privileged modes.

Configurations Available in all FPU configurations.

Attributes See the register summary in Table 2-2 on page 2-7.

Figure 2-1 shows the FPSID Register bit assignments.




Figure 2-1 FPSID Register bit assignments

Table 2-4 shows the FPSID Register bit assignments.

Table 2-4 FPSID Register bit assignments

Bits	Name	Function
[31:24]	Implementer	Denotes ARM
[23]	SW	Hardware implementation with no software emulation
[22:16]	Subarchitecture	The null VFP sub-architecture
[15:8]	Part number	VFPv3
[7:4]	Variant	Cortex-A9
[3:0]	Revision	Revision 2

You can access the FPSID Register with the following VMRS instruction:

VMRS <Rd>, FPSID ; Read Floating-Point System ID Register

2.5.2 Floating-Point Status and Control Register

The FPSCR characteristics are:

Purpose Provides User-level control of the FPU.

Usage constraints There are no usage constraints.

Configurations Available in all FPU configurations.

Figure 2-2 shows the FPSCR bit assignments.




Figure 2-2 FPSCR bit assignments

Table 2-5 shows the FPSCR bit assignments.

Table 2-5 FPSCR bit assignments

Bits	Name	Function
[31]	N	Set to 1 if a comparison operation produces a less than result.
[30]	Z	Set to 1 if a comparison operation produces an equal result.
[29]	С	Set to 1 if a comparison operation produces an equal, greater than, or unordered result.
[28]	V	Set to 1 if a comparison operation produces an unordered result.
[27]	-	UNK/SBZP.
[26]	АНР	Alternative Half-Precision control bit: b0 = IEEE half-precision format selected b1 = Alternative half-precision.

Table 2-5 FPSCR bit assignments (continued)

Bits	Name	Function
[25]	DN	Default NaN mode control bit: b0 = NaN operands propagate through to the output of a floating-point operation. b1 = Any operation involving one or more NaNs returns the Default NaN. Advanced SIMD arithmetic always uses the Default NaN setting, regardless of the value of the DN bit.
[24]	FZ	Flush-to-zero mode control bit: b0 = Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard. b1 = Flush-to-zero mode enabled. Advanced SIMD arithmetic always uses the Flush-to-zero setting, regardless of the value of the FZ bit.
[23:22]	RMode	Rounding Mode control field: b00 = Round to nearest (RN) mode b01 = Round towards plus infinity (RP) mode b10 = Round towards minus infinity (RM) mode b11 = Round towards zero (RZ) mode. Advanced SIMD arithmetic always uses the Round to nearest setting, regardless of the value of the RMode bits.
[21:20]	Stride	Stride control used for backwards compatibility with short vector values. See the ARM Architecture Reference Manual.
[19]	-	<u>UNK/</u> SBZP.
[18:16]	Len	Vector length, used for backwards compatibility with short vector values. See the ARM Architecture Reference Manual.
[15:8]	-	UNK/SBZP.
[7]	IDC	Input Denormal cumulative exception flag.a
[6:5]	-	UNK/SBZP.
[4]	IXC	Inexact cumulative exception flag.a
[3]	UFC	Underflow cumulative exception flag. ^a
[2]	OFC	Overflow cumulative exception flag.a
[1]	DZC	Division by Zero cumulative exception flag.a
[0]	IOC	Invalid Operation cumulative exception flag.a

a. The exception flags, bit [7] and bits [4:0] of the FPSCR are exported on the **DEFLAGS** output so they can be monitored externally to the processor, if required.

You can access the FPSCR Register with the following VMSR instructions:

VMRS <Rd>, FPSCR; Read Floating-Point Status and Control Register VMSR FPSCR, <Rt>; Write Floating-Point Status and Control Register

2.5.3 Media and VFP Feature Register 1

The MVFR1 characteristics are:

Purpose Together with MVFR0, describes the features that the FPU

provides.

Usage constraints Accessible only in privileged modes.

Configurations Available in all FPU configurations.

Figure 2-3 shows the MVFR1 bit assignments.




Figure 2-3 MVFR1 bit assignments

Table 2-6 shows the MVFR1 bit assignments.

Table 2-6 MVFR1 bit assignments

Bits	Name	Function
[31:28]	-	Reserved, RAZ
[27:24]	VFP HPFP	VFP half-precision operations supported
[23:20]	A_SIMD HPFP	Advanced SIMD half-precision operations not supported
[19:16]	A_SIMD SPFP	Advanced SIMD single precision operations not supported
[15:12]	A_SIMD integer	Advanced SIMD integer operations not supported

Table 2-6 MVFR1 bit assignments (continued)

Bits	Name	Function
[11:8]	A_SIMD load/store	Advanced SIMD load/store instructions not supported
[7:4]	D_NaN mode	Propagation of NaN values supported for VFP
[3:0]	FtZ mode	Full denormal arithmetic operations supported for VFP

You can access the MVFR1 with the following VMSR instruction:

VMRS <Rd>, MVFR1; Read Media and VFP Feature Register 1

2.5.4 Media and VFP Feature Register 0

The MVFR0 characteristics are:

Purpose Together with MVFR1, describes the features that the FPU

provides.

Usage constraints Accessible only in privileged modes.

Configurations Available in all FPU configurations.

Figure 2-4 shows the MVFR0 bit assignments.

31 28	27 24	23 20	19 16	15 12	11 8	7 4	3 0
VFP rounding modes	Short vectors	Square root	Divide	VFP exception trapping	Double- precision	Single- precision	A_SIMD registers

Figure 2-4 MVFR0 bit assignments

Table 2-7 shows the MVFR0 bit assignments.

Table 2-7 MVFR0 bit assignments

Bits	Name	Function
[31:28]	VFP rounding modes	All VFP rounding modes supported
[27:24]	Short vectors	VFP short vectors supported
[23:20]	Square root	VFP square root operation is supported
[19:16]	Divide	VFP divide operation is supported.

Table 2-7 MVFR0 bit assignments (continued)

Bits	Name	Function
[15:12]	VFP exception trapping	VFP exception trapping is not supported
[11:8]	Double-precision	Double-precision operations are supported
[7:4]	Single-precision	Single-precision operations are supported
[3:0]	A_SIMD registers	Sixteen 64-bit registers are supported

You can access the MVFR0 with the following VMSR instruction:

VMRS <Rd>, MVFR0 ; Read Media and VFP Feature Register 0

2.5.5 Floating-Point Exception Register

The FPEXC Register characteristics are:

Purpose Provides global enable control of the Advanced SIMD and VFP

extensions.

Usage constraints Accessible in all FPU configurations, with restrictions. See

Processor modes for accessing the FPU system registers on

page 2-7.

Configurations Available in all FPU configurations.

Figure 2-5 shows the FPEXC Register bit assignments.




Figure 2-5 FPEXC Register bit assignments

Table 2-8 shows the FPEXC Register bit assignments.

Table 2-8 FPEXC Register bit assignments

Bits	Name	Function
[31]	-	UNK/SBZP.
[30]	EN	FPU enable bit: b0 = FPU disabled. b1 = FPU enabled. The EN bit is cleared to 0 at reset.
[29]	DEX	Vector instructions control: b0 = vector instructions are treated as imprecise exceptions b1 = vector instructions are treated as precise exceptions. The DEX bit is automatically set by the Cortex-A9 processor in its decode stage. The exception-generating instruction is replaced by a branch to the UNDEF handler in the compute engine pipeline. The UNDEF handler, before emulating the vector instruction, clears the DEX bit. See the ARM Architecture Reference Manual for more information.
[28:0]	-	UNK/SBZP.

You can access the FPEXC Register with the following VMSR instructions:

VMRS <Rd>, FPEXC; Read Floating-Point Status and Control Register VMSR FPEXC, <Rt>; Write Floating-Point Status and Control Register

Programmers Model

Appendix A **Revisions**

This appendix describes the technical changes between released issues of this book.

Table A-1 Issue A

Change	Location
First release	-

Table A-2 Differences between Issue A and Issue B

Change	Location
UAL instructions to access registers are added to register descriptions	Register descriptions on page 2-9

Table A-3 Differences between issue B and issue C

Change	Location
The mnemonic for the FMXR instruction is changed to VMSR	To use the FPU in Secure state only on page 2-8 and To use the FPU in Secure state and Non-secure state on page 2-8
Updated FPSCR bit assignments table	Table 2-5 on page 2-10

Table A-4 Differences between issue C and issue D

Change	Location	
Front matter	Preface on page xi	
Revision number updates	Table 2-2 on page 2-7 and Table 2-4 on page 2-9	
SBZ replaced with UNK/SBZP	Fig 2-3 and Table 2-6, Fig 2-5 and Table 3-8	

Table A-5 Differences between issue D and Issue E

Change	Location
No technical change	-

Glossary

This glossary describes some of the terms used in technical documents from ARM.

Abort

A mechanism that indicates to a core that the value associated with a memory access is invalid. An abort can be caused by the external or internal memory system as a result of attempting to access invalid instruction or data memory. An abort is classified as either a Prefetch or Data Abort, and an internal or External Abort.

See also Data Abort, External Abort and Prefetch Abort.

Addressing modes

A mechanism, shared by many different instructions, for generating values used by the instructions. For four of the ARM addressing modes, the values generated are memory addresses (which is the traditional role of an addressing mode). A fifth addressing mode generates values to be used as operands by data-processing instructions.

Aligned

A data item stored at an address that is divisible by the number of bytes that defines the data size is said to be aligned. Aligned words and halfwords have addresses that are divisible by four and two respectively. The terms word-aligned and halfword-aligned therefore stipulate addresses that are divisible by four and two respectively.

ARM instruction

A word that specifies an operation for an ARM processor to perform. ARM instructions

must be word-aligned.

ARM state

A processor that is executing ARM (32-bit) word-aligned instructions is operating in

ARM state.

Bounce The FPU coprocessor bounces an instruction when it fails to signal the acceptance of a

valid FPU instruction to the ARM processor. This action initiates Undefined instruction processing by the ARM processor. The FPU support code is called to complete the instruction that was found to be exceptional or unsupported by the FPU coprocessor.

See also Trigger instruction, Potentially exceptional instruction, and Exceptional state.

Byte An 8-bit data item.

Condition field A four-bit field in an instruction that specifies a condition under which the instruction

can execute.

Conditional execution

If the condition code flags indicate that the corresponding condition is true when the instruction starts executing, it executes normally. Otherwise, the instruction does

nothing.

Control bitsThe bottom eight bits of a Program Status Register. The control bits change when an

exception arises and can be altered by software only when the processor is in a

privileged mode.

Coprocessor A processor that supplements the main processor. It carries out additional functions that

the main processor cannot perform. Usually used for floating-point math calculations,

signal processing, or memory management.

Core A core is that part of a processor that contains the ALU, the datapath, the

general-purpose registers, the Program Counter, and the instruction decode and control

circuitry.

CPSR See Current Program Status Register

Current Program Status Register (CPSR)

The register that holds the current operating processor status.

Default NaN mode A mode in which all operations that result in a NaN return the default NaN, regardless

of the cause of the NaN result. This mode is compliant with the IEEE 754 standard but

implies that all information contained in any input NaNs to an operation is lost.

Denormalized value See Subnormal value.

Disabled exception An exception is disabled when its exception enable bit in the FPCSR is not set. For these

exceptions, the IEEE 754 standard defines the result to be returned. An operation that generates an exception condition can bounce to the support code to produce the result defined by the IEEE 754 standard. The exception is not reported to the user trap handler.

DNM See Do Not Modify.

Do Not Modify (DNM)

In Do Not Modify fields, the value must not be altered by software. DNM fields read as Unpredictable values, and must only be written with the same value read from the same field on the same processor. DNM fields are sometimes followed by RAZ or RAO in parentheses to show which way the bits must read for future compatibility, but programmers must not rely on this behavior.

Double-precision value

Consists of two 32-bit words that must appear consecutively in memory and must both be word-aligned, and that is interpreted as a basic double-precision floating-point number according to the IEEE 754-1985 standard.

Doubleword

A 64-bit data item. The contents are taken as being an unsigned integer unless otherwise stated.

Enabled exception

An exception is enabled when its exception enable bit in the FPCSR is set. When an enabled exception occurs, a trap to the user handler is taken. An operation that generates an exception condition might bounce to the support code to produce the result defined by the IEEE 754 standard. The exception is then reported to the user trap handler.

Exception

A fault or error event that is considered serious enough to require that program execution is interrupted. Examples include attempting to perform an invalid memory access, external interrupts, and undefined instructions. When an exception occurs, normal program flow is interrupted and execution is resumed at the corresponding exception vector. This contains the first instruction of the interrupt handler to deal with the exception.

Exceptional state

When a potentially exceptional instruction is issued, the FPU coprocessor sets the EX bit, FPEXC[31], and loads a copy of the potentially exceptional instruction in the FPINST register. If the instruction is a short vector operation, the register fields in FPINST are altered to point to the potentially exceptional iteration. When in the exceptional state, the issue of a trigger instruction to the FPU coprocessor causes a bounce

See also Bounce, Potentially exceptional instruction, and Trigger instruction.

Exception service routine

See Interrupt handler.

Exception vector

See Interrupt vector.

Exponent

The component of a floating-point number that normally signifies the integer power to which two is raised in determining the value of the represented number.

External Abort

An indication from an external memory system to a core that the value associated with a memory access is invalid. An external abort is caused by the external memory system as a result of attempting to access invalid memory.

See also Abort, Data Abort and Prefetch Abort.

Fd

The destination register and the accumulate value in triadic operations. Sd for single-precision operations and Dd for double-precision.

Flush-to-zero mode

In this mode, the FPU coprocessor treats the following values as positive zeros:

- arithmetic operation inputs that are in the subnormal range for the input precision
- arithmetic operation results, other than computed zero results, that are in the subnormal range for the input precision before rounding.

The FPU coprocessor does not interpret these values as subnormal values or convert them to subnormal values.

The subnormal range for the input precision is $-2^{\text{Emin}} < x < 0$ or $0 < x < 2^{\text{Emin}}$.

Fm

The second source operand in dyadic or triadic operations. Sm for single-precision operations and Dm for double-precision

Fn

The first source operand in dyadic or triadic operations. Sn for single-precision operations and Dn for double-precision.

Fraction

The floating-point field that lies to the right of the implied binary point.

Halfword

A 16-bit data item

IEEE 754 standard

IEEE Standard for Binary Floating-Point Arithmetic, ANSI/IEEE Std. 754-1985. The standard that defines data types, correct operation, exception types and handling, and error bounds for floating-point systems. Most processors are built in compliance with the standard in either hardware or a combination of hardware and software.

IGN See Ignore.

Ignore (IGN) Must ignore memory writes.

An instruction that is architecturally Undefined.

Illegal instruction
Implementation-defined

The behavior is not architecturally defined, but is defined and documented by individual implementations.

Implementation-specific

The behavior is not architecturally defined, and does not have to be documented by individual implementations. Used when there are a number of implementation options available and the option chosen does not affect software compatibility.

In the IEEE 754 standard format to represent infinity, the exponent is the maximum for

the precision and the fraction is all zeros.

Input exception A FPU exception condition in which one or more of the operands for a given operation

are not supported by the hardware. The operation bounces to support code for

processing.

Intermediate result An internal format used to store the result of a calculation before rounding. This format

can have a larger exponent field and fraction field than the destination format.

Interrupt handler A program that control of the processor is passed to when an interrupt occurs.

Interrupt vector One of a number of fixed addresses in low memory, or in high memory if high vectors

are configured, that contains the first instruction of the corresponding interrupt handler.

Load/store architecture

A processor architecture where data-processing operations only operate on register

contents, not directly on memory contents.

Load Store Unit (LSU)

The part of a processor that handles load and store transfers.

LSU See Load Store Unit.

Memory bank One of two or more parallel divisions of interleaved memory, usually one word wide,

that enable reads and writes of multiple words at a time, rather than single words. All memory banks are addressed simultaneously and a bank enable or chip select signal determines which of the banks is accessed for each transfer. Accesses to sequential word addresses cause accesses to sequential banks. This enables the delays associated with accessing a bank to occur during the access to its adjacent bank, speeding up

memory transfers.

NaN Not a number. A symbolic entity encoded in a floating-point format that has the

maximum exponent field and a nonzero fraction. An SNaN causes an invalid operand exception if used as an operand and a most significant fraction bit of zero. A QNaN propagates through almost every arithmetic operation without signaling exceptions and

has a most significant fraction bit of one.

Potentially exceptional instruction

An instruction that is determined, based on the exponents of the operands and the sign bits, to have the potential to produce an overflow, underflow, or invalid condition. After this determination is made, the instruction that has the potential to cause an exception causes the FPU coprocessor to enter the exceptional state and bounce the next trigger

instruction issued.

See also Bounce, Trigger instruction, and Exceptional state.

Processor

A processor is the circuitry in a computer system required to process data using the computer instructions. It is an abbreviation of microprocessor. A clock source, power supplies, and main memory are also required to create a minimum complete working computer system.

Read

Reads are defined as memory operations that have the semantics of a load. That is, the ARM instructions LDM, LDRD, LDC, LDR, LDRT, LDRSH, LDRH, LDRSB, LDRB, LDRBT, LDREX, RFE, STREX, SWP, and SWPB, and the Thumb instructions LDM, LDR, LDRSH, LDRH, LDRSB, LDRB, and POP.

Java bytecodes that are accelerated by hardware can cause a number of reads to occur, according to the state of the Java stack and the implementation of the Java hardware acceleration.

Reserved

A field in a control register or instruction format is reserved if the field is to be defined by the implementation, or produces Unpredictable results if the contents of the field are not zero. These fields are reserved for use in future extensions of the architecture or are implementation-specific. All reserved bits not used by the implementation must be written as 0 and read as 0.

Rounding mode

The IEEE 754 standard requires all calculations to be performed as if to an infinite precision. For example, a multiply of two single-precision values must accurately calculate the significand to twice the number of bits of the significand. To represent this value in the destination precision, rounding of the significand is often required. The IEEE 754 standard specifies four rounding modes.

In round-to-nearest mode, the result is rounded at the halfway point, with the tie case rounding up if it would clear the least significant bit of the significand, making it even.

Round-towards-zero mode chops any bits to the right of the significand, always rounding down, and is used by the C, C++, and Java languages in integer conversions.

Round-towards-plus-infinity mode and round-towards-minus-infinity mode are used in interval arithmetic

Saved Program Status Register (SPSR)

The register that holds the CPSR of the task immediately before the exception occurred that caused the switch to the current mode.

SBO See Should Be One.
SBZ See Should Be Zero

SBZP See Should Be Zero or Preserved.

Scalar operation

A FPU coprocessor operation involving a single source register and a single destination

register.

See also Vector operation.

Short vector operation

A FPU coprocessor operation involving more than one destination register and perhaps more than one source register in the generation of the result for each destination.

Should Be One (SBO)

Should be written as 1 (or all 1s for bit fields) by software. Writing a 0 produces Unpredictable results.

Should Be Zero (SBZ)

Should be written as 0 (or all 0s for bit fields) by software. Writing a 1 produces Unpredictable results.

Should Be Zero or Preserved (SBZP)

Should be written as 0 (or all 0s for bit fields) by software, or preserved by writing the same value back that has been previously read from the same field on the same

processor.

Significand The component of a binary floating-point number that consists of an explicit or implicit

leading bit to the left of the implied binary point and a fraction field to the right.

SPSR See Saved Program Status Register

Stride The stride field, FPSCR[21:20], specifies the increment applied to register addresses in

short vector operations. A stride of 00, specifying an increment of +1, causes a short vector operation to increment each vector register by +1 for each iteration, while a stride

of 11 specifies an increment of +2.

Subnormal value A value in the range $(-2^{\text{Emin}} < x < 2^{\text{Emin}})$, except for 0. In the IEEE 754 standard format

for single-precision and double-precision operands, a subnormal value has a zero exponent and a nonzero fraction field. The IEEE 754 standard requires that the generation and manipulation of subnormal operands be performed with the same

precision as normal operands.

Support code Software that must be used to complement the hardware to provide compatibility with

the IEEE 754 standard. The support code has a library of routines that performs supported functions, such as divide with unsupported inputs or inputs that might generate an exception in addition to operations beyond the scope of the hardware. The support code has a set of exception handlers to process exceptional conditions in

compliance with the IEEE 754 standard.

Tiny A nonzero result or value that is between the positive and negative minimum normal

values for the destination precision.

Trap An exceptional condition in a FPU coprocessor that has the respective exception enable

bit set in the FPSCR register. The user trap handler is executed.

Trigger instruction The FPU coprocessor instruction that causes a bounce at the time it is issued. A

potentially exceptional instruction causes the FPU coprocessor to enter the exceptional state. A subsequent instruction, unless it is an FMXR or FMRX instruction accessing the FPEXC, FPINST, or FPSID register, causes a bounce, beginning exception processing. The trigger instruction is not necessarily exceptional, and no processing of it is performed. It is retried at the return from exception processing of the potentially

exceptional instruction.

See also Bounce, Potentially exceptional instruction, and Exceptional state.

Unaligned A data item stored at an address that is not divisible by the number of bytes that defines

the data size is said to be unaligned. For example, a word stored at an address that is not

divisible by four.

Undefined Indicates an instruction that generates an Undefined instruction trap. See the ARM

Architecture Reference Manual for more details on ARM exceptions.

UNP See Unpredictable.

Unpredictable For reads, the data returned when reading from this location is unpredictable. It can

have any value. For writes, writing to this location causes unpredictable behavior, or an unpredictable change in device configuration. Unpredictable instructions must not halt

or hang the processor, or any part of the system.

Unsupported values

Specific data values that are not processed by the FPU coprocessor hardware but bounced to the support code for completion. These data can include infinities, NaNs, subnormal values, and zeros. An implementation is free to select which of these values is supported in hardware fully or partially, or requires assistance from support code to complete the operation. Any exception resulting from processing unsupported data is trapped to user code if the corresponding exception enable bit for the exception is set.

Vector operation An FPU coprocessor operation involving more than one destination register, perhaps

involving different source registers in the generation of the result for each destination.

See also Scalar operation.

Word A 32-bit data item.

Write Writes are defined as operations that have the semantics of a store. That is, the ARM

instructions SRS, STM, STRD, STC, STRT, STRH, STRB, STRBT, STREX, SWP, and

SWPB, and the Thumb instructions STM, STR, STRH, STRB, and PUSH.

Java bytecodes that are accelerated by hardware can cause a number of writes to occur, according to the state of the Java stack and the implementation of the Java hardware acceleration.

Glossary