# ARM<sup>®</sup> CoreLink<sup>™</sup> DMC-520 Dynamic Memory Controller Revision: r0p1

•

**Technical Reference Manual** 



### ARM<sup>®</sup> CoreLink<sup>™</sup> DMC-520 Dynamic Memory Controller

#### Technical Reference Manual

Copyright © 2014 ARM. All rights reserved.

#### **Release information**

#### **Document History**

Issue	Date	Confidentiality	Change
0000-00	07 March 2014	Non-Confidential	First release for r0p0.
0001-00	30 September 2014	Non-Confidential	First release for r0p1.

#### **Non-Confidential Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.** 

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to ARM's customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

Words and logos marked with <sup>®</sup> or <sup>™</sup> are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow ARM's trademark usage guidelines at *http://www.arm.com/about/trademark-usage-guidelines.php* 

Copyright © [2014], ARM Limited or its affiliates. All rights reserved.

ARM Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349

#### **Confidentiality status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Unrestricted Access is an ARM internal classification.

#### Product status

The information in this document is Final, that is for a developed product.

#### Web address

http://www.arm.com

# Contents ARM<sup>®</sup> CoreLink<sup>™</sup> DMC-520 Dynamic Memory Controller Technical Reference Manual

	Pref	face	
		About this book	7
		Feedback	
Chapter 1	Intro	oduction	
	1.1	About the product	1-12
	1.2	DMC-520 compliance	1-13
	1.3	Features	1-14
	1.4	Interfaces	1-15
	1.5	Configurable options	
	1.6	Test features	1-17
	1.7	Product documentation and design flow	
	1.8	Product revisions	
Chapter 2	Fun	ctional Description	
	2.1	About the functions	
	2.2	Clocking and resets	2-24
	2.3	Interfaces	2-25
	2.4	Constraints and limitations of use	
	2.5	System address conversion	

Chapter 3	Prog	grammers Model	
	3.1	About this programmers model	
	3.2	Register summary	3-33
	3.3	Register descriptions	
Appendix A	Sign	al Descriptions	
	A.1	Signals list	Аррх-А-297
Appendix B	Revi	isions	
	B.1	Revisions	Аррх-В-308

# Preface

This preface introduces the *ARM*<sup>®</sup> *CoreLink*<sup>™</sup> *DMC-520 Dynamic Memory Controller Technical Reference Manual.* 

It contains the following:

- *About this book* on page 7.
- *Feedback* on page 10.

### About this book

This book is for the ARM CoreLink DMC-520 Dynamic Memory Controller.

#### **Product revision status**

The *rmpn* identifier indicates the revision status of the product described in this book, for example, r1p2, where:

- rm Identifies the major revision of the product, for example, r1.
- pn Identifies the minor revision or modification status of the product, for example, p2.

#### Intended audience

This book is written for experienced engineers who want to integrate the delivered ARM DMC-520 product in a *System on Chip* (SoC) design.

#### Using this book

This book is organized into the following chapters:

#### **Chapter 1 Introduction**

This chapter describes the DMC-520.

#### **Chapter 2 Functional Description**

This chapter describes how the DMC-520 operates.

#### **Chapter 3 Programmers Model**

This chapter describes the programmers model of the DMC-520.

#### Appendix A Signal Descriptions

This appendix describes the DMC-520 signals.

#### **Appendix B Revisions**

This appendix describes the technical changes between released issues of this book.

#### Glossary

The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM meaning differs from the generally accepted meaning.

See the ARM Glossary for more information.

#### **Typographic conventions**

#### italic

Introduces special terminology, denotes cross-references, and citations.

#### bold

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

#### monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

#### <u>mono</u>space

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

#### monospace italic

Denotes arguments to monospace text where the argument is to be replaced by a specific value.

#### monospace bold

Denotes language keywords when used outside example code.

<and>

Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:

MRC p15, 0 <Rd>, <CRn>, <CRm>, <Opcode\_2>


SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the *ARM glossary*. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

#### **Timing diagrams**

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.



#### Figure 1 Key to timing diagram conventions

#### Signals

The signal conventions are:

#### Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

#### Lower-case n

At the start or end of a signal name denotes an active-LOW signal.

#### Additional reading

This book contains information that is specific to this product. See the following documents for other relevant information.

#### **ARM** publications

The following confidential books are only available to licensees:

- ARM<sup>®</sup> CoreLink<sup>™</sup> DMC-520 Dynamic Memory Controller Design Manual (ARM 100001).
- ARM<sup>®</sup> CoreLink<sup>™</sup> DMC-520 Dynamic Memory Controller Integration Manual (ARM 100003).
- *ARM*<sup>®</sup> *CoreLink*<sup>™</sup> *DMC-520 Dynamic Memory Controller Implementation Guide* (ARM 100002).
- ARM<sup>®</sup> AMBA<sup>®</sup> 5 CHI Protocol Specification (ARM IHI 0050).
- *ARM*<sup>®</sup> Low Power Interface Specification, *Q*-Channel and *P*-Channel Interfaces (ARM IHI 0068).
- ARM<sup>®</sup> AMBA<sup>®</sup> APB Protocol Specification (ARM IHI 0024).

#### **Other publications**

- JEDEC STANDARD DDR3 SDRAM Specification, JESD79-3D, http://www.jedec.org.
- JEDEC STANDARD DDR3L SDRAM Specification, JESD79-3-1A, http://www.jedec.org.
- JEDEC STANDARD DDR4 SDRAM Specification, JESD79-4, http://www.jedec.org.
- *JEDEC STANDARD DDR3 RDIMM Specification*, JESD82-29, *http://www.jedec.org*.
- JEDEC STANDARD DDR3 LRDIMM Specification, (pre-release), http://www.jedec.org.
- JEDEC STANDARD DDR4 RDIMM Common Design Specification, (pre-release), http:// www.jedec.org.
- JEDEC STANDARD DDR4 LRDIMM Common Design Specification, (pre-release), http:// www.jedec.org.
- JEDEC STANDARD DDR4 RCD Specification, (pre-release), http://www.jedec.org.
- JEDEC STANDARD DDR4 DB Specification, (pre-release), http://www.jedec.org.
- DDR PHY Interface DFI 3.0 Specification, http://ddr-phy.org/.

Note

See the *ARM*<sup>®</sup>*CoreLink*<sup>™</sup> *DMC-520 Dynamic Memory Controller Release Note* for the actual versions of the specifications that ARM used when designing the device.

# Feedback

#### Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

#### Feedback on content

If you have comments on content then send an e-mail to *errata@arm.com*. Give:

- The title.
- The number ARM 100000\_0001\_00\_en.
- The page number(s) to which your comments refer.
- A concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.

#### ——Note —

ARM tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

# Chapter 1 Introduction

This chapter describes the DMC-520.

It contains the following sections:

- *1.1 About the product* on page 1-12.
- 1.2 DMC-520 compliance on page 1-13.
- *1.3 Features* on page 1-14.
- 1.4 Interfaces on page 1-15.
- 1.5 Configurable options on page 1-16.
- 1.6 Test features on page 1-17.
- 1.7 Product documentation and design flow on page 1-18.
- *1.8 Product revisions* on page 1-20.


# 1.1 About the product

This is a high-level overview of the DMC-520.

The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol. It supports the following memory devices:

- Double Data Rate 3 (DDR3) SDRAM.
- Low-voltage DDR3 SDRAM.
- Double Data Rate 4 (DDR4) SDRAM.

The following figure shows an example system.



#### Figure 1-1 Example system

The DMC-520 enables data transfer between the SoC and the SDRAM devices external to the chip. It connects to the on-chip system through a single CHI interface and to a processor through the programmers APB3<sup>™</sup> interface to program the DMC-520. It connects to the SDRAM devices through its memory interface block and the *DDR PHY Interface* (DFI).

# 1.2 DMC-520 compliance

The DMC-520 is compatible with the following protocol specifications and standards:

- AMBA 5 CHI protocol.
- AMBA 3 APB protocol.
- JEDEC DDR4 JESD79-4 standard.
- JEDEC DDR3 JESD79-3 standard.
- JEDEC DDR3L JESD79-3-1 standard.
- JEDEC JESD82-29 standard.
- JEDEC LRDIMM DDR3 Memory Buffer Spec Proposal.
- DDR4 SDRAM Registered DIMM Design Specification.
- DDR4 SDRAM Load Reduced DIMM Design Specification.
- DFI 3.0.

# 1.3 Features

The DMC-520 supports DDR3 and DDR4 SDRAMs. It also supports error checking, reliability, availability, and serviceability features. In addition, *Quality of Service* (QoS) features and ARM TrustZone<sup>®</sup> architecture security extensions are built in throughout the controller.

The system interface provides a CHI interface for connection to a CoreLink *Cache Coherent Network* (CCN), an APB3 interface for configuration and initialization purposes, and an external performance event interface for connecting to CoreSight<sup>™</sup> on-chip debug and trace technology.

The DMC-520 has the following features:

- Profiling signals that enable performance profiling to be performed in the system.
- TrustZone architecture security extensions.
- Buffering to optimize read and write turnaround and to maximize bandwidth.
- A system interface that provides:
  - A CHI interface to connect to a CCN.
  - An APB3 interface for configuration and initialization purposes.
- A *Memory Interface* (MI) that provides:
  - A DFI 3.0 interface to a PHY that supports DDR3, DDR3L, and DDR4.
- Low power operation through programmable SDRAM power modes.
- Reliability, Availability, Serviceability (RAS):
  - Single Error Correcting, Double Error Detecting (SEC-DED) ECC for off-chip DRAM.
  - Symbol-based ECC, to correct memory chip and data-lane failures.
  - SEC-DED ECC for on-chip RAM protection.
  - Hardware Read-Modify-Write (RMW) for systems supporting sparse writes.
  - Link protection for DDR4 link errors.
  - CRC write-data protection for DDR4 devices.
- A programmable mechanism for automated SDRAM scrubbing.
- Error handling.
- Refresh Control Logic for memory banks.
- Power Control Logic. This generates power down requests to the SDRAM, and manages power enables for the PHY logic.

# 1.4 Interfaces

This section lists the interfaces in the DMC-520.

The DMC-520 has the following external interfaces:

- A system interface to provide read and write access to or from a master. It uses the CHI protocol.
- An APB3 programmers interface to program and control the DMC-520.
- A DFI3.0 compatible PHY interface to transfer data to and from the external memory.
- A profile and debug interface.
- A low-power clock control interface that uses the Q-channel protocol. See *Q*-channel interface on page 2-27.
- An abort interface that is a 4-phase request and acknowledge handshake that you can use to recover from a livelock caused by DRAM or PHY failure.
- User I/O ports.
- A set of interrupts used to detect some operational events or handle errors for example.

# 1.5 Configurable options

There are no configurable options in the DMC-520.

# 1.6 Test features

The DMC-520 provides the following test features:

- Integration test logic for integration testing.
- A debug and profile interface to enable you to monitor transaction events.

# 1.7 Product documentation and design flow

This section describes the DMC books and how they relate to the design flow.

#### Documentation

The DMC documentation is as follows:

#### **Technical Reference Manual**

The *Technical Reference Manual* (TRM) summarizes the functionality of the DMC, and describes its pins.

#### **Design Manual**

The *Design Manual* (DM) describes the functionality and the effects of functional options on the behavior of the DMC. It is required at all stages of the design flow. The choices made in the design flow can mean that some behavior described in the DM is not relevant. If you are programming the DMC then contact:

- The implementer to determine what integration, if any, was performed before implementing the DMC.
- The integrator to determine the pin configuration of the device that you are using.

The DM is a confidential book that is only available to licensees.

#### Implementation Guide

The Implementation Guide (IG) describes:

- How to synthesize the *Register Transfer Level* (RTL).
- How to integrate RAM arrays.
- How to run test patterns.
- The processes to sign off the configured design.

The ARM product deliverables include reference scripts and information about using them to implement your design. Reference methodology flows supplied by ARM are example reference implementations. Contact your EDA vendor for EDA tool support.

The IG is a confidential book that is only available to licensees.

#### **Integration Manual**

The *Integration Manual* (IM) describes how to integrate the DMC into a SoC. It includes a description of the pins that the integrator must tie off to connect the DMC into an SoC design or to other IP..

The IM is a confidential book that is only available to licensees.

#### **Design flow**

The DMC is delivered as synthesizable RTL. Before it can be used in a product, it must go through the following processes:

#### Implementation

The implementer synthesizes the RTL to produce a hard macrocell. This includes integrating RAMs into the design.

#### Integration

The integrator connects the implemented design into a SoC. This includes connecting it to a memory system.

#### Programming

This is the last process. The system programmer develops the software required to initialize the DMC, and tests the required application software.

#### Each process:

- Can be performed by a different party.
- Can include implementation and integration choices that affect the behavior and features of the DMC.

The operation of the final device depends on:

#### **Configuration inputs**

The integrator configures some features of the DMC by tying inputs to specific values. These configurations affect the start-up behavior before any software configuration is made. They can also limit the options available to the software.

#### Software programming

The programmer configures the DMC by programming particular values into registers. This affects the behavior of the DMC.

- Note -

This manual refers to implementation-defined features. Reference to a feature that is included means that the appropriate pin configuration options are selected. Reference to an enabled feature means one that has also been configured by software.

# 1.8 Product revisions

This section describes the differences in functionality between product revisions of the DMC-520.

### r0p0

First release.

#### r0p1

Updated DIMM support. Updated address mode. Updated the scrub engine operation. Added a skip function. Added update interrupts and DCI update options. Added rank mask capability. Added pwakeup. Updated DFT signals to latest standard.

# Chapter 2 Functional Description

This chapter describes how the DMC-520 operates.

It contains the following sections:

- 2.1 About the functions on page 2-22.
- 2.2 Clocking and resets on page 2-24.
- 2.3 Interfaces on page 2-25.
- 2.4 Constraints and limitations of use on page 2-29.
- 2.5 System address conversion on page 2-30.

# 2.1 About the functions

This section gives a brief description of all of the functions of the device.

The following figure shows a block diagram of the functions of the DMC-520. The colors show the different categories of functions:

- Blue indicates the blocks that are associated with data flow. The System interface is an example.
- Green indicates the blocks that are associated with programming. The Programming interface is an example.
- Orange indicates the blocks that are associated with the quality and efficiency of the communication to its external memory. The QoS engine is an example.




Figure 2-1 DMC functional block diagram

#### System interface

The DMC-520 interfaces to the rest of the SoC through this interface. This is a standard CHI interface that connects to a CHI *Slave Node Interface* (SNF). For any attempted accesses that the system makes outside of the programmed address range of the DMC-520, the system interface responds with a non-data error response. According to how you program the DMC-520, it converts the system access information to the correct rank, bank, column, and row access of the external SDRAM that connects to it. The system interface supports TrustZone features to regulate Secure and Non-secure accesses to both Secure and Non-secure regions of memory

The DMC monitors queue occupancies and dictates whether system requests of any given QoS is to be accepted. Prefetched and Dynamic P-Credit requests are allocated based on a threshold setting, derived from register settings.

#### **Memory channel**

Through this interface the DMC-520 conducts its data transactions with the SDRAM and regulates the power consumption of the SDRAM. The DMC-520 uses the ECC information that it receives from the SDRAM to maximize the quality of information that it receives from these devices.

#### **Programming interface**

Through this interface a master in the system programs the DMC-520. You can define the Secure and Non-secure regions of external memory and also define how the DMC-520 addresses the external memory from the address that the system provides on its system interface. You can also make direct accesses to the SDRAM, for example to initialize it.

#### Performance monitoring unit interface

You can use the *Performance Monitoring Unit* (PMU) interface to monitor the performance and power settings for your specific application. This interface allows you to monitor the inner workings of the device and so enables additional information to be viewed.

#### **QoS engine**

The DMC-520 provides controls to enable you to adjust its arbitration scheme for your system to maximize the availability of your external memory devices. It provides buffers to re-order system transaction requests. It uses an advanced scheduling algorithm to ensure that traffic going to one memory bank causes minimal disruption to traffic going to a different memory bank. It also schedules transaction requests according to the availability of the destination memory bank. For system access requests to different available memory banks the DMC-520 arbitrates these requests based on the QoS priority initially then on the temporal priority. These memory access requests all compete for control of the external SDRAM bus and SDRAM bank availability.

#### RAS

RAS features include support for the following:

- SECDED ECC and symbol-based ECC for external DRAM. The symbol-based ECC performs quad symbol correct and multi-symbol detect.
- SECDED ECC of on-chip SRAM buffers within the DMC-520.
- An automated retry of failed read transactions.
- Write-back of corrected errors.
- To reduce memory errors, the DMC-520 supports:
  - Link error protection for the memory interface.
  - Programmable data scrubbing where the DMC-520 periodically detects and corrects data errors in the memory itself.

## 2.2 Clocking and resets

The DMC-520 normally operates as one synchronous clock domain between the interconnect and the external DDR interface. However, the programming interface can operate asynchronously to this.

This section shows the clock and reset signals that the DMC-520 requires.

#### Clocks

The following requirements, with respect to the APB and refresh controller clocks, apply:

- **clk** must run synchronously with, and at the same speed as, the PHY and SDRAM and with the interfacing system interconnect.
- pclk and clk can run asynchronously to each other.

#### Reset

Resets must be applied for a minimum duration of two clock cycles for each clock domain.

There is one reset per clock domain. The **pclk** domain must be brought out of reset prior to the **clk** domain.

#### \_\_\_\_\_ Note \_\_\_\_\_

- To assert any DMC-520 reset signal, you must set it LOW.
- To perform a DMC-520 reset, you must assert both reset signals.

#### **Related references**

Appendix A Signal Descriptions on page Appx-A-296.

### 2.3 Interfaces

This section describes the interfaces of the DMC-520, as the following figure shows.




Figure 2-2 Interfaces of the DMC-520

This section contains the following subsections:

- 2.3.1 System Interface on page 2-25.
- 2.3.2 Programming Interface on page 2-25.
- 2.3.3 PHY interface on page 2-25.
- 2.3.4 Profile and Debug interface on page 2-26.
- 2.3.5 Low-power Clock Control interface on page 2-26.
- 2.3.6 Abort interface on page 2-28.

#### 2.3.1 System Interface

This section describes the function of the System interface.

The System Interface provides protocol conversion between CHI and internal read/write requests. Because CHI is packet-based and a slave node only supports read and write semantics, this translation is straightforward at a transaction level because no transformation function is performed.

#### 2.3.2 Programming Interface

This section describes the APB3 interface, used for programming the DMC-520.

The AMBA APB3 slave interface allows software to configure the controller and to initialize the memory devices. The APB3 programming interface also provides a means of performing architectural state transitions in addition to querying certain debug and profile information. The interface is a memory-mapped register interface.

#### 2.3.3 PHY interface

The PHY interface provides command scheduling and arbitration, including the generation of any required SDRAM prepare commands, for example, ACTIVATE and PRECHARGE. This section describes the PHY interface in the DMC-520.

The PHY interface is a DFI3.0 interface compatible with the DDR standards for DDR4 and DDR3 (including DDR3L). It provides:

- Command scheduling and arbitration, including generation of any required SDRAM prepare commands, for example, ACTIVATE, or PRECHARGE.
- Automated AUTOREFRESH command generation.
- SDRAM interface link protection including automated retries for failed commands to ensure the correct ordering of those retried commands to SDRAM.
- Automated SDRAM and PHY logic power control.
- Profile and debug information.

#### 2.3.4 Profile and Debug interface

This section describes the profile and debug interface in the DMC-520.

The DMC-520 provides programmable features that allow system designers and software developers to fine-tune performance and power settings for their applications. A number of events can be monitored and the statistics used to fine-tune the performance of the controller by statically, or dynamically, altering the programmed state.

The information is made available through output pins that the system integrator must connect to an external monitoring unit.

The following events are monitored:

- Channel utilization.
- Channel and chip power state information.
- Bank utilization.
- Bank distribution.
- Activation rate.
- Read and write turnaround frequency.
- Read and write buffer fill status and the frequency of full events.
- Thresholding asserting back pressure.
- Arbitration decisions made where QoS is prioritized over efficiency.
- *Read-Modify-Write* (RMW) frequency.
- Timeouts and deadline events.

Each event is implemented as a pair of signals, VALID, and either PAYLOAD or a permanently valid PAYLOAD signal.

The Profile and Debug event interface can be connected to a generic event counter block, where any combination of the signals can be logged and tracked, depending on your system requirements.

#### 2.3.5 Low-power Clock Control interface

This section describes the clock requirements for the DMC-520.

The DMC-520 provides a low-power control interface using the Q-channel protocol. This is used to place the DMC into its low-power state, in which state the clock can be removed. The system can use the APB interface to put the DMC into its low-power state, and take it out of its low-power state.

SDRAM provides a number of power-saving states, as distinct from those of the DMC-520:

- 1. Idle-ready.
- 2. Clock stop.
- 3. Active power down.
- 4. Precharge power down.
- 5. Self-Refresh (SR).
- 6. Maximum Power Down (MPD) for DDR4.

All states prohibit commands apart from Idle-ready. From states 2-6, the energy saving increases, but so does the exit latency from that state. Some SDRAMs do not support dynamic clock stopping or MPD.

Specific commands, together with the clock-enable **CKE** signal, are used to control states 2-5. Individual **CKE** pins are required for each chip that requires separate power control.

The features of the DMC-520 include:

- Separate clock and **CKE** controls for each chip select, with a set of multiplexer options to support standard DIMM configurations.
- Automated power control of SDRAM power modes based on an enable and timer. See 3.3.7 low\_power\_control\_next on page 3-50.
- Clock stop functionality that differs between memory devices. A programmable register controls this behavior. See *3.3.7 low\_power\_control\_next* on page 3-50.
- Auto powerdown with minimal or no latency penalty on wake up.
- Auto self-refresh functionality. The time delay before entry to self-refresh can be timed in refresh periods. When in self-refresh, a chip only comes out of self-refresh in response to system commands.
- Software-controlled low-power entry through the APB programming interface.
- A Q-channel interface for hardware to control entry into the SR states. See *Q-channel interface* on page 2-27.
- A separate low-power interface to allow clock stopping of the programming interface.

#### — Note –

The DMC-520 does not allow multiple methods of low power entry, either software or hardware, that is used at the same time. This is a restriction imposed on the system design.

The PHY logic consumes power in standby mode. If the controller is using SDRAM low-power modes, then it indicates to the PHY that it can power down. The wake-up value that the DMC signals to the PHY with the powerdown request determines the level of power state that the PHY enters. The wake-up value is determined from a programmed value that is associated with each SDRAM power-saving state. These states are:

- Idle.
- Power-down.
- Configuration.
- Self-refresh.
- MPD.

— Note —

The DMC can also indicate that the PHY must power down in the following ways:

- As a direct command from software, with a software-defined wake-up value.
- As part of a Q-channel sequence, with a tie-off defined wake-up value.

#### **Q-channel interface**

The DMC has a Q-channel interface that allows an external power controller to place the DMC into a low-power state.

It is a standard Q-channel interface as defined in the *ARM*<sup>®</sup> Low Power Interface Specification, *Q*-Channel and P-Channel Interfaces using the following 4 signals.

- qactive.
- qreqn.
- qacceptn.
- qdeny.

When the DMC receives a request itl puts the DRAM into self\_refresh before asserting **qacceptn** to accept the request that indicates the clk can be stopped.

DMC denies requests to power down using the Q-Channel when geardown\_mode is enabled. In this case low-power mode can still be entered using the APB interface.

There is a separate Q-channel interface for the **pclk** using the following signals:

- qactive\_apb.
- qreqn\_apb.
- qacceptn\_apb.
- qdeny\_apb.

The DMC never denies a request to power down the APB clock although it might be delayed based on APB activity.

\_\_\_\_\_ Note \_\_\_\_

These two interfaces are interrelated and a change on one can cause **qactive** on the other to be asserted. If this occurs then the power up request must be responded to straight away to allow the request to be serviced.

See ARM<sup>®</sup> Low Power Interface Specification, Q-Channel and P-Channel Interfaces.

#### 2.3.6 Abort interface

The abort interface is a 4-phase request and acknowledge handshake that the DMC can use to recover from a livelock caused by a DRAM failure or a PHY failure. When a failure happens, it causes repeated retries of commands on the memory interface.

The following diagram shows the request, acknowledge handshake.

clk <sup>⌈</sup>		ÿ				
Interrupt		\$}				
abort_req_		\$}				
abort_ack		\$}				
DMC state	state	χ	ABORT	X	RECOVER	state >

#### Figure 2-3 Abort interface timing diagram

The system can issue an abort at any time that puts the DMC into the ABORT architectural state. Software must then restore the memory state. All current system transactions are retried when instructed by software.

# 2.4 Constraints and limitations of use

The constraints and limitations of the DMC-520 depend on the SDRAMS used, and the interoperability within the PHYs. This, in turn, depends on the *DDR Physical Interface* (DFI) parameters.

The SDRAMs supported by the DMC-520 are:

- Double Data Rate 3 (DDR3) SDRAM.
- Low-voltage DDR3 SDRAM.
- Double Data Rate 4 (DDR4) SDRAM.

— Note —

These devices are described in the JEDEC specifications that are global standards for the microelectronics industry.

The DIMMs supported by the DMC-520 are:

- DDR3 UDIMM.
- DDR3 RDIMM.
- DDR3 LRDIMM.
- DDR4 UDIMM.
- DDR4 RDIMM.
- DDR4 LRDIMM.

## 2.5 System address conversion

This section describes how the DMC-520 transforms the system address to the SDRAM address.

The following figure shows the functions that the DMC-520 uses to transform the address that it receives from the system to the address it presents to the SDRAM.




Figure 2-4 System address conversion

The following describes the function of the boxes:

#### Address map

Receives the system address and converts it to a suitable form for the Address decode function.

### TrustZone decode

Decodes invalid address regions.

#### Address decode

Translates its input address to row, rank, bank, and column addresses.

— Note –

A transaction is rejected in the following circumstances:

- The transaction fails the TrustZone permission check.
- If Memory Map translation is enabled, the transaction targets a reserved address region. See *Principles of ARM*<sup>®</sup> *Memory Maps White Paper*.
- The transaction targets a physical rank that is masked by the Rank mask function.
- The transaction, or decoded address, falls above the allocated DRAM space.

A rejected transaction has no effect on memory. If a transaction is rejected then write data is ignored and read data is returned as zero. Rejected transactions might be given a non-data error response based on the setting of the enable\_err\_response\* bits in the memory\_address\_max\_31\_00\* registers. A PMU signal reports any failed transactions. It is up to the system to prevent Non-secure masters form determining information about failed Secure transactions using the PMU signals.

# Chapter 3 Programmers Model

This chapter describes the programmers model of the DMC-520.

It contains the following sections:

- 3.1 About this programmers model on page 3-32.
- 3.2 Register summary on page 3-33.
- *3.3 Register descriptions* on page 3-45.

# 3.1 About this programmers model

The following information applies to the DMC-520 registers:

- The base address is not fixed, and can be different for any particular system implementation. The offset of each register from the base address is fixed.
- Do not attempt to access reserved or unused address locations. Attempting to access these locations can result in Unpredictable behavior.
- Unless otherwise stated in the accompanying text:
  - Do not modify undefined register bits.
  - Ignore undefined register bits on reads.
  - All register bits are reset to the reset value specified in the 3.2 Register summary on page 3-33.
- Access type is described as follows:
  - **RW** Read and write.
  - **RO** Read only.
  - **WO** Write only.

# 3.2 Register summary

The following table shows the registers in offset order from the base memory address.

#### Table 3-1 Register summary

Offset	Name	Туре	Reset	Width	Description
0x000	memc_status	RO	0x00000000	32	3.3.1 memc_status on page 3-45
0x004	memc_config	RO	0x00000000	32	3.3.2 memc_config on page 3-46
0x008	memc_cmd	WO	0x00000000	32	<i>3.3.3 memc_cmd</i> on page 3-47
0x010	address_control_next	RW	0x00030202	32	3.3.4 address_control_next on page 3-48
0x014	decode_control_next	RW	0x00000000	32	3.3.5 decode_control_next on page 3-49
0x01C	address_map_next	RW	0x00000000	32	3.3.6 address_map_next on page 3-50
0x020	low_power_control_next	RW	0x00000020	32	3.3.7 low_power_control_next on page 3-50
0x028	turnaround_control_next	RW	0x0F0F0F0F	32	3.3.8 turnaround_control_next on page 3-51
0x02C	hit_turnaround_control_next	RW	0x08909FBF	32	3.3.9 hit_turnaround_control_next on page 3-52
0x030	qos_class_control_next	RW	0x00000FC8	32	3.3.10 qos_class_control_next on page 3-53
0x034	escalation_control_next	RW	0x00080000	32	3.3.11 escalation_control_next on page 3-54
0x038	qv_control_31_00_next	RW	0x76543210	32	<i>3.3.12 qv_control_31_00_next</i> on page 3-55
0x03C	qv_control_63_32_next	RW	0xFEDCBA98	32	<i>3.3.13 qv_control_63_32_next</i> on page 3-56
0x040	rt_control_31_00_next	RW	0x00000000	32	<i>3.3.14 rt_control_31_00_next</i> on page 3-57
0x044	rt_control_63_32_next	RW	0x00000000	32	<i>3.3.15 rt_control_63_32_next</i> on page 3-58
0x048	timeout_control_next	RW	0x00000001	32	3.3.16 timeout_control_next on page 3-60
0x04C	credit_control_next	RW	0x00000000	32	3.3.17 credit_control_next on page 3-60
0x050	write_priority_control_31_00_next	RW	0x00000000	32	3.3.18 write_priority_control_31_00_next on page 3-61
0x054	write_priority_control_63_32_next	RW	0x00000000	32	3.3.19 write_priority_control_63_32_next on page 3-62
0x060	queue_threshold_control_31_00_next	RW	0x00000000	32	3.3.20 queue_threshold_control_31_00_next on page 3-63
0x064	queue_threshold_control_63_32_next	RW	0×00000000	32	3.3.21 queue_threshold_control_63_32_next on page 3-64
0x078	memory_address_max_31_00_next	RW	0x00000010	32	3.3.22 memory_address_max_31_00_next on page 3-65
0x07C	memory_address_max_43_32_next	RW	0×00000000	32	3.3.23 memory_address_max_43_32_next on page 3-66
0x080	access_address_min0_31_00_next	RW	0×00000000	32	3.3.24 access_address_min0_31_00_next on page 3-66
0x084	access_address_min0_43_32_next	RW	0×00000000	32	3.3.25 access_address_min0_43_32_next on page 3-67
0x088	access_address_max0_31_00_next	RW	0×00000000	32	3.3.26 access_address_max0_31_00_next on page 3-68

#### Table 3-1 Register summary (continued)

Offset	Name	Туре	Reset	Width	Description
0x08C	access_address_max0_43_32_next	RW	0x00000000	32	3.3.27 access_address_max0_43_32_next on page 3-68
0x090	access_address_min1_31_00_next	RW	0x00000000	32	3.3.28 access_address_min1_31_00_next on page 3-69
0x094	access_address_min1_43_32_next	RW	0x00000000	32	3.3.29 access_address_min1_43_32_next on page 3-69
0x098	access_address_max1_31_00_next	RW	0x00000000	32	3.3.30 access_address_max1_31_00_next on page 3-70
0x09C	access_address_max1_43_32_next	RW	0x00000000	32	3.3.31 access_address_max1_43_32_next on page 3-70
0x0A0	access_address_min2_31_00_next	RW	0x00000000	32	3.3.32 access_address_min2_31_00_next on page 3-71
0x0A4	access_address_min2_43_32_next	RW	0x00000000	32	3.3.33 access_address_min2_43_32_next on page 3-72
0x0A8	access_address_max2_31_00_next	RW	0×00000000	32	3.3.34 access_address_max2_31_00_next on page 3-72
0x0AC	access_address_max2_43_32_next	RW	0×00000000	32	3.3.35 access_address_max2_43_32_next on page 3-73
0x0B0	access_address_min3_31_00_next	RW	0×00000000	32	3.3.36 access_address_min3_31_00_next on page 3-73
0x0B4	access_address_min3_43_32_next	RW	0×00000000	32	3.3.37 access_address_min3_43_32_next on page 3-74
0x0B8	access_address_max3_31_00_next	RW	0x00000000	32	3.3.38 access_address_max3_31_00_next on page 3-75
0x0BC	access_address_max3_43_32_next	RW	0×00000000	32	3.3.39 access_address_max3_43_32_next on page 3-75
0x0C0	access_address_min4_31_00_next	RW	0x00000000	32	3.3.40 access_address_min4_31_00_next on page 3-76
0x0C4	access_address_min4_43_32_next	RW	0x00000000	32	3.3.41 access_address_min4_43_32_next on page 3-76
0x0C8	access_address_max4_31_00_next	RW	0x00000000	32	3.3.42 access_address_max4_31_00_next on page 3-77
0x0CC	access_address_max4_43_32_next	RW	0×00000000	32	3.3.43 access_address_max4_43_32_next on page 3-77
0x0D0	access_address_min5_31_00_next	RW	0×00000000	32	3.3.44 access_address_min5_31_00_next on page 3-78
0x0D4	access_address_min5_43_32_next	RW	0×00000000	32	3.3.45 access_address_min5_43_32_next on page 3-79
0x0D8	access_address_max5_31_00_next	RW	0×00000000	32	3.3.46 access_address_max5_31_00_next on page 3-79
0x0DC	access_address_max5_43_32_next	RW	0x00000000	32	3.3.47 access_address_max5_43_32_next on page 3-80

#### Table 3-1 Register summary (continued)

Offset	Name	Туре	Reset	Width	Description
0x0E0	access_address_min6_31_00_next	RW	0x00000000	32	3.3.48 access_address_min6_31_00_next on page 3-80
0x0E4	access_address_min6_43_32_next	RW	0x00000000	32	3.3.49 access_address_min6_43_32_next on page 3-81
0x0E8	access_address_max6_31_00_next	RW	0x00000000	32	3.3.50 access_address_max6_31_00_next on page 3-82
0x0EC	access_address_max6_43_32_next	RW	0x00000000	32	3.3.51 access_address_max6_43_32_next on page 3-82
0x0F0	access_address_min7_31_00_next	RW	0x00000000	32	3.3.52 access_address_min7_31_00_next on page 3-83
0x0F4	access_address_min7_43_32_next	RW	0x00000000	32	3.3.53 access_address_min7_43_32_next on page 3-83
0x0F8	access_address_max7_31_00_next	RW	0x00000000	32	3.3.54 access_address_max7_31_00_next on page 3-84
0x0FC	access_address_max7_43_32_next	RW	0x00000000	32	3.3.55 access_address_max7_43_32_next on page 3-84
0x100	channel_status	RO	0x00000003	32	3.3.56 channel_status on page 3-85
0x108	direct_addr	RW	0x00000000	32	3.3.57 direct_addr on page 3-86
0x10C	direct_cmd	WO	0x00000000	32	3.3.58 direct_cmd on page 3-87
0x110	dci_replay_type_next	RW	0x00000002	32	3.3.59 dci_replay_type_next on page 3-88
0x118	dci_strb	RW	0x0000000F	32	<i>3.3.60 dci_strb</i> on page 3-88
0x11C	dci_data	RW	0x00000000	32	<i>3.3.61 dci_data</i> on page 3-89
0x120	refresh_control_next	RW	0x00000000	32	3.3.62 refresh_control_next on page 3-89
0x128	memory_type_next	RW	0x00000101	32	3.3.63 memory_type_next on page 3-90
0x130	feature_config	RW	0x000000F0	32	3.3.64 feature_config on page 3-91
0x138	nibble_failed_031_000	RW	0x00000000	32	3.3.65 nibble_failed_031_000 on page 3-92
0x13C	nibble_failed_063_032	RW	0x00000000	32	<i>3.3.66 nibble_failed_063_032</i> on page 3-93
0x140	nibble_failed_095_064	RW	0x00000000	32	3.3.67 nibble_failed_095_064 on page 3-94
0x144	nibble_failed_127_096	RW	0x00000000	32	3.3.68 nibble_failed_127_096 on page 3-95
0x148	queue_allocate_control_031_000	RW	0xFFFFFFFF	32	3.3.69 queue_allocate_control_031_000 on page 3-96
0x14C	queue_allocate_control_063_032	RW	0xFFFFFFFF	32	3.3.70 queue_allocate_control_063_032 on page 3-96
0x150	queue_allocate_control_095_064	RW	0xFFFFFFFF	32	3.3.71 queue_allocate_control_095_064 on page 3-97
0x154	queue_allocate_control_127_096	RW	0xFFFFFFFF	32	3.3.72 queue_allocate_control_127_096 on page 3-97
0x158	ecc_errc_count_31_00	RW	0x00000000	32	<i>3.3.73 ecc_errc_count_31_00</i> on page 3-98
0x15C	ecc_errc_count_63_32	RW	0x00000000	32	<i>3.3.74 ecc_errc_count_63_32</i> on page 3-98

#### Table 3-1 Register summary (continued)

Offset	Name	Туре	Reset	Width	Description
0x160	ecc_errd_count_31_00	RW	0x00000000	32	3.3.75 ecc_errd_count_31_00 on page 3-99
0x164	ecc_errd_count_63_32	RW	0x00000000	32	<i>3.3.76 ecc_errd_count_63_32</i> on page 3-100
0x168	ram_err_count	RW	0x00000000	32	3.3.77 ram_err_count on page 3-100
0x16C	link_err_count	RW	0x00000000	32	3.3.78 link_err_count on page 3-101
0x170	scrub_control0_next	RW	0x1F000000	32	3.3.79 scrub_control0_next on page 3-101
0x174	scrub_address_min0_next	RW	0x00000000	32	3.3.80 scrub_address_min0_next on page 3-102
0x178	scrub_address_max0_next	RW	0x00000000	32	3.3.81 scrub_address_max0_next on page 3-103
0x180	scrub_control1_next	RW	0x1F000000	32	3.3.82 scrub_control1_next on page 3-104
0x184	scrub_address_min1_next	RW	0x00000000	32	3.3.83 scrub_address_min1_next on page 3-105
0x188	scrub_address_max1_next	RW	0x00000000	32	3.3.84 scrub_address_max1_next on page 3-105
0x190	scrub_control2_next	RW	0x1F000000	32	3.3.85 scrub_control2_next on page 3-106
0x194	scrub_address_min2_next	RW	0x00000000	32	3.3.86 scrub_address_min2_next on page 3-107
0x198	scrub_address_max2_next	RW	0x00000000	32	3.3.87 scrub_address_max2_next on page 3-108
0x1A0	scrub_control3_next	RW	0x1F000000	32	3.3.88 scrub_control3_next on page 3-108
0x1A4	scrub_address_min3_next	RW	0x00000000	32	3.3.89 scrub_address_min3_next on page 3-109
0x1A8	scrub_address_max3_next	RW	0x00000000	32	3.3.90 scrub_address_max3_next on page 3-110
0x1B0	scrub_control4_next	RW	0x1F000000	32	3.3.91 scrub_control4_next on page 3-111
0x1B4	scrub_address_min4_next	RW	0x00000000	32	3.3.92 scrub_address_min4_next on page 3-112
0x1B8	scrub_address_max4_next	RW	0x00000000	32	3.3.93 scrub_address_max4_next on page 3-112
0x1C0	scrub_control5_next	RW	0x1F000000	32	3.3.94 scrub_control5_next on page 3-113
0x1C4	scrub_address_min5_next	RW	0x00000000	32	3.3.95 scrub_address_min5_next on page 3-114
0x1C8	scrub_address_max5_next	RW	0x00000000	32	3.3.96 scrub_address_max5_next on page 3-115
0x1D0	scrub_control6_next	RW	0x1F000000	32	3.3.97 scrub_control6_next on page 3-115
0x1D4	scrub_address_min6_next	RW	0x00000000	32	3.3.98 scrub_address_min6_next on page 3-116
0x1D8	scrub_address_max6_next	RW	0x00000000	32	3.3.99 scrub_address_max6_next on page 3-117
0x1E0	scrub_control7_next	RW	0x1F000000	32	3.3.100 scrub_control7_next on page 3-118
0x1E4	scrub_address_min7_next	RW	0x00000000	32	3.3.101 scrub_address_min7_next on page 3-119
0x1E8	scrub_address_max7_next	RW	0x00000000	32	3.3.102 scrub_address_max7_next on page 3-119
0x1F0	feature_control_next	RW	0x0AA00000	32	3.3.103 feature_control_next on page 3-120
0x1F4	mux_control_next	RW	0x00000000	32	3.3.104 mux_control_next on page 3-121
0x1F8	rank_remap_control_next	RW	0x76543210	32	3.3.105 rank_remap_control_next on page 3-122
0x1FC	scrub_control_next	RW	0x00001F00	32	3.3.106 scrub_control_next on page 3-124
0x200	t_refi_next	RW	0x00090100	32	<i>3.3.107 t_refi_next</i> on page 3-125
0x204	t_rfc_next	RW	0x00008C23	32	<i>3.3.108 t_rfc_next</i> on page 3-125
0x208	t_mrr_next	RW	0x00000002	32	3.3.109 t_mrr_next on page 3-126

Offset	Name	Туре	Reset	Width	Description
0x20C	t_mrw_next	RW	0x0000000C	32	<i>3.3.110 t_mrw_next</i> on page 3-127
0x210	t_rdpden_next	RW	0x0000000A	32	3.3.111 t_rdpden_next on page 3-127
0x218	t_rcd_next	RW	0x00000005	32	<i>3.3.112 t_rcd_next</i> on page 3-128
0x21C	t_ras_next	RW	0x0000000E	32	<i>3.3.113 t_ras_next</i> on page 3-128
0x220	t_rp_next	RW	0x00000005	32	<i>3.3.114 t_rp_next</i> on page 3-129
0x224	t_rpall_next	RW	0x00000005	32	3.3.115 t_rpall_next on page 3-129
0x228	t_rrd_next	RW	0x00000404	32	<i>3.3.116 t_rrd_next</i> on page 3-130
0x22C	t_act_window_next	RW	0x03560014	32	3.3.117 t_act_window_next on page 3-131
0x234	t_rtr_next	RW	0x00060404	32	<i>3.3.118 t_rtr_next</i> on page 3-131
0x238	t_rtw_next	RW	0x00060606	32	<i>3.3.119 t_rtw_next</i> on page 3-132
0x23C	t_rtp_next	RW	0x00000004	32	<i>3.3.120 t_rtp_next</i> on page 3-133
0x244	t_wr_next	RW	0x00000005	32	<i>3.3.121 t_wr_next</i> on page 3-134
0x248	t_wtr_next	RW	0x00040505	32	<i>3.3.122 t_wtr_next</i> on page 3-134
0x24C	t_wtw_next	RW	0x00060404	32	<i>3.3.123 t_wtw_next</i> on page 3-135
0x254	t_xmpd_next	RW	0x000003FF	32	<i>3.3.124 t_xmpd_next</i> on page 3-136
0x258	t_ep_next	RW	0x00000002	32	<i>3.3.125 t_ep_next</i> on page 3-136
0x25C	t_xp_next	RW	0x00060002	32	<i>3.3.126 t_xp_next</i> on page 3-137
0x260	t_esr_next	RW	0x0000000E	32	<i>3.3.127 t_esr_next</i> on page 3-138
0x264	t_xsr_next	RW	0x05120100	32	<i>3.3.128 t_xsr_next</i> on page 3-138
0x268	t_esrck_next	RW	0x00000005	32	<i>3.3.129 t_esrck_next</i> on page 3-139
0x26C	t_ckxsr_next	RW	0x00000001	32	<i>3.3.130 t_ckxsr_next</i> on page 3-139
0x270	t_cmd_next	RW	0x00000000	32	<i>3.3.131 t_cmd_next</i> on page 3-140
0x274	t_parity_next	RW	0x00000900	32	<i>3.3.132 t_parity_next</i> on page 3-141
0x278	t_zqcs_next	RW	0x00000040	32	<i>3.3.133 t_zqcs_next</i> on page 3-141
0x300	t_rddata_en_next	RW	0x00000001	32	3.3.134 t_rddata_en_next on page 3-142
0x304	t_phyrdlat_next	RW	0x00000000	32	3.3.135 t_phyrdlat_next on page 3-143
0x308	t_phywrlat_next	RW	0x00000001	32	3.3.136 t_phywrlat_next on page 3-143
0x310	rdlvl_control_next	RW	0x00001080	32	3.3.137 rdlvl_control_next on page 3-144
0x314	rdlvl_mrs_next	RW	0x00000004	32	3.3.138 rdlvl_mrs_next on page 3-146
0x318	t_rdlvl_en_next	RW	0x00000000	32	<i>3.3.139 t_rdlvl_en_next</i> on page 3-146
0x31C	t_rdlvl_rr_next	RW	0x00000000	32	<i>3.3.140 t_rdlvl_rr_next</i> on page 3-147
0x320	wrlvl_control_next	RW	0x00001000	32	3.3.141 wrlvl_control_next on page 3-147
0x324	wrlvl_mrs_next	RW	0x0000086	32	3.3.142 wrlvl_mrs_next on page 3-149
0x328	t_wrlvl_en_next	RW	0x00000000	32	<i>3.3.143 t_wrlvl_en_next</i> on page 3-149
0x32C	t_wrlvl_ww_next	RW	0x00000000	32	<i>3.3.144 t_wrlvl_ww_next</i> on page 3-150

Offset	Name	Туре	Reset	Width	Description
0x348	phy_power_control_next	RW	0x00000000	32	3.3.145 phy_power_control_next on page 3-150
0x34C	t_lpresp_next	RW	0x00000000	32	<i>3.3.146 t_lpresp_next</i> on page 3-152
0x350	phy_update_control_next	RW	0x0FE00000	32	3.3.147 phy_update_control_next on page 3-152
0x358	odt_timing_next	RW	0x06000600	32	3.3.148 odt_timing_next on page 3-153
0x360	odt_wr_control_31_00_next	RW	0x08040201	32	<i>3.3.149 odt_wr_control_31_00_next</i> on page 3-154
0x364	odt_wr_control_63_32_next	RW	0x80402010	32	<i>3.3.150 odt_wr_control_63_32_next</i> on page 3-155
0x368	odt_rd_control_31_00_next	RW	0x00000000	32	3.3.151 odt_rd_control_31_00_next on page 3-156
0x36C	odt_rd_control_63_32_next	RW	0x00000000	32	<i>3.3.152 odt_rd_control_63_32_next</i> on page 3-157
0x370	temperature_readout	RO	0x00000000	32	3.3.153 temperature_readout on page 3-157
0x378	training_status	RO	0x00000000	32	3.3.154 training_status on page 3-159
0x37C	update_status	RO	0x00000000	32	3.3.155 update_status on page 3-160
0x380	dq_map_control_15_00_next	RW	0x00000000	32	3.3.156 dq_map_control_15_00_next on page 3-161
0x384	dq_map_control_31_16_next	RW	0x00000000	32	<i>3.3.157 dq_map_control_31_16_next</i> on page 3-161
0x388	dq_map_control_47_32_next	RW	0x00000000	32	<i>3.3.158 dq_map_control_47_32_next</i> on page 3-162
0x38C	dq_map_control_63_48_next	RW	0x00000000	32	<i>3.3.159 dq_map_control_63_48_next</i> on page 3-163
0x390	dq_map_control_71_64_next	RW	0x00000000	32	3.3.160 dq_map_control_71_64_next on page 3-164
0x398	rank_status	RO	0x00000000	32	3.3.161 rank_status on page 3-165
0x39C	mode_change_status	RO	0x00000000	32	3.3.162 mode_change_status on page 3-166
0x400	user_status	RO	0x00000000	32	<i>3.3.163 user_status</i> on page 3-167
0x408	user_config0_next	RW	0x00000000	32	3.3.164 user_config0_next on page 3-167
0x40C	user_config1_next	RW	0x00000000	32	3.3.165 user_config1_next on page 3-168
0x410	user_config2	RW	0x00000000	32	<i>3.3.166 user_config2</i> on page 3-168
0x414	user_config3	RW	0x00000000	32	<i>3.3.167 user_config3</i> on page 3-169
0x500	interrupt_control	RW	0x00000000	32	3.3.168 interrupt_control on page 3-169
0x508	interrupt_clr	WO	0x00000000	32	3.3.169 interrupt_clr on page 3-170
0x510	interrupt_status	RO	0x00000000	32	3.3.170 interrupt_status on page 3-171
0x518	ram_ecc_errc_int_info_31_00	RO	0x00000000	32	<i>3.3.171 ram_ecc_errc_int_info_31_00</i> on page 3-173
0x51C	ram_ecc_errc_int_info_63_32	RO	0×00000000	32	3.3.172 ram_ecc_errc_int_info_63_32 on page 3-174
0x520	ram_ecc_errd_int_info_31_00	RO	0×00000000	32	<i>3.3.173 ram_ecc_errd_int_info_31_00</i> on page 3-174
0x524	ram_ecc_errd_int_info_63_32	RO	0×00000000	32	<i>3.3.174 ram_ecc_errd_int_info_63_32</i> on page 3-175
0x528	dram_ecc_errc_int_info_31_00	RO	0x00000000	32	<i>3.3.175 dram_ecc_errc_int_info_31_00</i> on page 3-176

Offset	Name	Туре	Reset	Width	Description
0x52C	dram_ecc_errc_int_info_63_32	RO	0x00000000	32	3.3.176 dram_ecc_errc_int_info_63_32 on page 3-176
0x530	dram_ecc_errd_int_info_31_00	RO	0x00000000	32	<i>3.3.177 dram_ecc_errd_int_info_31_00</i> on page 3-177
0x534	dram_ecc_errd_int_info_63_32	RO	0x00000000	32	<i>3.3.178 dram_ecc_errd_int_info_63_32</i> on page 3-178
0x538	failed_access_int_info_31_00	RO	0x00000000	32	3.3.179 failed_access_int_info_31_00 on page 3-178
0x53C	failed_access_int_info_63_32	RO	0x00000000	32	<i>3.3.180 failed_access_int_info_63_32</i> on page 3-179
0x540	failed_prog_int_info_31_00	RO	0x00000000	32	3.3.181 failed_prog_int_info_31_00 on page 3-180
0x544	failed_prog_int_info_63_32	RO	0x00000000	32	3.3.182 failed_prog_int_info_63_32 on page 3-181
0x548	link_err_int_info_31_00	RO	0x00000000	32	<i>3.3.183 link_err_int_info_31_00</i> on page 3-181
0x54C	link_err_int_info_63_32	RO	0x00000000	32	<i>3.3.184 link_err_int_info_63_32</i> on page 3-182
0x550	arch_fsm_int_info_31_00	RO	0x00000000	32	3.3.185 arch_fsm_int_info_31_00 on page 3-183
0x554	arch_fsm_int_info_63_32	RO	0x00000000	32	3.3.186 arch_fsm_int_info_63_32 on page 3-183
0xE00	integ_cfg	RW	0x00000000	32	<i>3.3.187 integ_cfg</i> on page 3-184
0xE08	integ_outputs	WO	0x00000000	32	3.3.188 integ_outputs on page 3-184
0x1010	address_control_now	RO	0x00030202	32	3.3.189 address_control_now on page 3-187
0x1014	decode_control_now	RO	0x00000000	32	3.3.190 decode_control_now on page 3-188
0x101C	address_map_now	RO	0x00000000	32	3.3.191 address_map_now on page 3-188
0x1020	low_power_control_now	RO	0x00000020	32	3.3.192 low_power_control_now on page 3-189
0x1028	turnaround_control_now	RO	0x0F0F0F0F	32	3.3.193 turnaround_control_now on page 3-190
0x102C	hit_turnaround_control_now	RO	0x08909FBF	32	3.3.194 hit_turnaround_control_now on page 3-191
0x1030	qos_class_control_now	RO	0x00000FC8	32	3.3.195 qos_class_control_now on page 3-192
0x1034	escalation_control_now	RO	0x00080000	32	3.3.196 escalation_control_now on page 3-193
0x1038	qv_control_31_00_now	RO	0x76543210	32	<i>3.3.197 qv_control_31_00_now</i> on page 3-194
0x103C	qv_control_63_32_now	RO	ØxFEDCBA98	32	<i>3.3.198 qv_control_63_32_now</i> on page 3-195
0x1040	rt_control_31_00_now	RO	0x00000000	32	<i>3.3.199 rt_control_31_00_now</i> on page 3-196
0x1044	rt_control_63_32_now	RO	0x00000000	32	3.3.200 rt_control_63_32_now on page 3-197
0x1048	timeout_control_now	RO	0x00000001	32	3.3.201 timeout_control_now on page 3-199
0x104C	credit_control_now	RO	0x00000000	32	3.3.202 credit_control_now on page 3-199
0x1050	write_priority_control_31_00_now	RO	0x00000000	32	3.3.203 write_priority_control_31_00_now on page 3-200
0x1054	write_priority_control_63_32_now	RO	0x00000000	32	3.3.204 write_priority_control_63_32_now on page 3-201

Offset	Name	Туре	Reset	Width	Description
0x1060	queue_threshold_control_31_00_no w	RO	0x00000000	32	3.3.205 queue_threshold_control_31_00_now on page 3-202
0x1064	queue_threshold_control_63_32_no w	RO	0x00000000	32	3.3.206 queue_threshold_control_63_32_now on page 3-203
0x1078	memory_address_max_31_00_now	RO	0x00000010	32	3.3.207 memory_address_max_31_00_now on page 3-204
0x107C	memory_address_max_43_32_now	RO	0x00000000	32	3.3.208 memory_address_max_43_32_now on page 3-205
0x1080	access_address_min0_31_00_now	RO	0×00000000	32	3.3.209 access_address_min0_31_00_now on page 3-206
0x1084	access_address_min0_43_32_now	RO	0x00000000	32	3.3.210 access_address_min0_43_32_now on page 3-206
0x1088	access_address_max0_31_00_now	RO	0x00000000	32	3.3.211 access_address_max0_31_00_now on page 3-207
0x108C	access_address_max0_43_32_now	RO	0x00000000	32	3.3.212 access_address_max0_43_32_now on page 3-207
0x1090	access_address_min1_31_00_now	RO	0x00000000	32	3.3.213 access_address_min1_31_00_now on page 3-208
0x1094	access_address_min1_43_32_now	RO	0x00000000	32	3.3.214 access_address_min1_43_32_now on page 3-209
0x1098	access_address_max1_31_00_now	RO	0x00000000	32	3.3.215 access_address_max1_31_00_now on page 3-209
0x109C	access_address_max1_43_32_now	RO	0x00000000	32	3.3.216 access_address_max1_43_32_now on page 3-210
0x10A0	access_address_min2_31_00_now	RO	0x00000000	32	3.3.217 access_address_min2_31_00_now on page 3-210
0x10A4	access_address_min2_43_32_now	RO	0x00000000	32	3.3.218 access_address_min2_43_32_now on page 3-211
0x10A8	access_address_max2_31_00_now	RO	0x00000000	32	3.3.219 access_address_max2_31_00_now on page 3-212
0x10AC	access_address_max2_43_32_now	RO	0x00000000	32	3.3.220 access_address_max2_43_32_now on page 3-212
0x10B0	access_address_min3_31_00_now	RO	0x00000000	32	3.3.221 access_address_min3_31_00_now on page 3-213
0x10B4	access_address_min3_43_32_now	RO	0x00000000	32	3.3.222 access_address_min3_43_32_now on page 3-214
0x10B8	access_address_max3_31_00_now	RO	0x00000000	32	3.3.223 access_address_max3_31_00_now on page 3-214
0x10BC	access_address_max3_43_32_now	RO	0x00000000	32	3.3.224 access_address_max3_43_32_now on page 3-215
0x10C0	access_address_min4_31_00_now	RO	0×00000000	32	3.3.225 access_address_min4_31_00_now on page 3-215

Offset	Name	Туре	Reset	Width	Description
0x10C4	access_address_min4_43_32_now	RO	0x00000000	32	3.3.226 access_address_min4_43_32_now on page 3-216
0x10C8	access_address_max4_31_00_now	RO	0x00000000	32	3.3.227 access_address_max4_31_00_now on page 3-217
0x10CC	access_address_max4_43_32_now	RO	0x00000000	32	3.3.228 access_address_max4_43_32_now on page 3-217
0x10D0	access_address_min5_31_00_now	RO	0x00000000	32	3.3.229 access_address_min5_31_00_now on page 3-218
0x10D4	access_address_min5_43_32_now	RO	0x00000000	32	3.3.230 access_address_min5_43_32_now on page 3-219
0x10D8	access_address_max5_31_00_now	RO	0x00000000	32	3.3.231 access_address_max5_31_00_now on page 3-219
0x10DC	access_address_max5_43_32_now	RO	0x00000000	32	3.3.232 access_address_max5_43_32_now on page 3-220
0x10E0	access_address_min6_31_00_now	RO	0x00000000	32	3.3.233 access_address_min6_31_00_now on page 3-220
0x10E4	access_address_min6_43_32_now	RO	0x00000000	32	3.3.234 access_address_min6_43_32_now on page 3-221
0x10E8	access_address_max6_31_00_now	RO	0x00000000	32	3.3.235 access_address_max6_31_00_now on page 3-222
0x10EC	access_address_max6_43_32_now	RO	0x00000000	32	3.3.236 access_address_max6_43_32_now on page 3-222
0x10F0	access_address_min7_31_00_now	RO	0x00000000	32	3.3.237 access_address_min7_31_00_now on page 3-223
0x10F4	access_address_min7_43_32_now	RO	0×00000000	32	3.3.238 access_address_min7_43_32_now on page 3-223
0x10F8	access_address_max7_31_00_now	RO	0×00000000	32	3.3.239 access_address_max7_31_00_now on page 3-224
0x10FC	access_address_max7_43_32_now	RO	0×00000000	32	3.3.240 access_address_max7_43_32_now on page 3-224
0x1110	dci_replay_type_now	RO	0x00000002	32	3.3.241 dci_replay_type_now on page 3-225
0x1120	refresh_control_now	RO	0x00000000	32	3.3.242 refresh_control_now on page 3-226
0x1128	memory_type_now	RO	0x00000101	32	3.3.243 memory_type_now on page 3-226
0x1170	scrub_control0_now	RO	0x1F000000	32	3.3.244 scrub_control0_now on page 3-227
0x1174	scrub_address_min0_now	RO	0x00000000	32	3.3.245 scrub_address_min0_now on page 3-228
0x1178	scrub_address_max0_now	RO	0x00000000	32	3.3.246 scrub_address_max0_now on page 3-229
0x1180	scrub_control1_now	RO	0x1F000000	32	3.3.247 scrub_control1_now on page 3-230
0x1184	scrub_address_min1_now	RO	0x00000000	32	3.3.248 scrub_address_min1_now on page 3-231
0x1188	scrub_address_max1_now	RO	0x00000000	32	3.3.249 scrub_address_max1_now on page 3-231
0x1190	scrub control2 now	RO	0x1F000000	32	3.3.250 scrub control2 now on page 3-232

Offset	Name	Туре	Reset	Width	Description
0x1194	scrub_address_min2_now	RO	0x00000000	32	3.3.251 scrub_address_min2_now on page 3-233
0x1198	scrub_address_max2_now	RO	0x00000000	32	3.3.252 scrub_address_max2_now on page 3-234
0x11A0	scrub_control3_now	RO	0x1F000000	32	3.3.253 scrub_control3_now on page 3-234
0x11A4	scrub_address_min3_now	RO	0x00000000	32	3.3.254 scrub_address_min3_now on page 3-235
0x11A8	scrub_address_max3_now	RO	0x00000000	32	3.3.255 scrub_address_max3_now on page 3-236
0x11B0	scrub_control4_now	RO	0x1F000000	32	3.3.256 scrub_control4_now on page 3-237
0x11B4	scrub_address_min4_now	RO	0x00000000	32	3.3.257 scrub_address_min4_now on page 3-238
0x11B8	scrub_address_max4_now	RO	0x00000000	32	3.3.258 scrub_address_max4_now on page 3-238
0x11C0	scrub_control5_now	RO	0x1F000000	32	3.3.259 scrub_control5_now on page 3-239
0x11C4	scrub_address_min5_now	RO	0x00000000	32	3.3.260 scrub_address_min5_now on page 3-240
0x11C8	scrub_address_max5_now	RO	0x00000000	32	3.3.261 scrub_address_max5_now on page 3-241
0x11D0	scrub_control6_now	RO	0x1F000000	32	3.3.262 scrub_control6_now on page 3-241
0x11D4	scrub_address_min6_now	RO	0x00000000	32	3.3.263 scrub_address_min6_now on page 3-242
0x11D8	scrub_address_max6_now	RO	0x00000000	32	3.3.264 scrub_address_max6_now on page 3-243
0x11E0	scrub_control7_now	RO	0x1F000000	32	3.3.265 scrub_control7_now on page 3-244
0x11E4	scrub_address_min7_now	RO	0x00000000	32	3.3.266 scrub_address_min7_now on page 3-245
0x11E8	scrub_address_max7_now	RO	0x00000000	32	3.3.267 scrub_address_max7_now on page 3-245
0x11F0	feature_control_now	RO	0x0AA00000	32	3.3.268 feature_control_now on page 3-246
0x11F4	mux_control_now	RO	0x00000000	32	3.3.269 mux_control_now on page 3-248
0x11F8	rank_remap_control_now	RO	0x76543210	32	3.3.270 rank_remap_control_now on page 3-249
0x11FC	scrub_control_now	RO	0x00001F00	32	3.3.271 scrub_control_now on page 3-250
0x1200	t_refi_now	RO	0x00090100	32	<i>3.3.272 t_refi_now</i> on page 3-251
0x1204	t_rfc_now	RO	0x00008C23	32	<i>3.3.273 t_rfc_now</i> on page 3-252
0x1208	t_mrr_now	RO	0x00000002	32	<i>3.3.274 t_mrr_now</i> on page 3-252
0x120C	t_mrw_now	RO	0x0000000C	32	<i>3.3.275 t_mrw_now</i> on page 3-253
0x1210	t_rdpden_now	RO	0x0000000A	32	<i>3.3.276 t_rdpden_now</i> on page 3-253
0x1218	t_rcd_now	RO	0x00000005	32	<i>3.3.277 t_rcd_now</i> on page 3-254
0x121C	t_ras_now	RO	0x0000000E	32	<i>3.3.278 t_ras_now</i> on page 3-255
0x1220	t_rp_now	RO	0x00000005	32	<i>3.3.279 t_rp_now</i> on page 3-255
0x1224	t_rpall_now	RO	0x00000005	32	<i>3.3.280 t_rpall_now</i> on page 3-256
0x1228	t_rrd_now	RO	0x00000404	32	<i>3.3.281 t_rrd_now</i> on page 3-256
0x122C	t_act_window_now	RO	0x03560014	32	3.3.282 t_act_window_now on page 3-257
0x1234	t_rtr_now	RO	0x00060404	32	<i>3.3.283 t_rtr_now</i> on page 3-258
0x1238	t_rtw_now	RO	0x00060606	32	<i>3.3.284 t_rtw_now</i> on page 3-259
0x123C	t_rtp_now	RO	0x00000004	32	<i>3.3.285 t_rtp_now</i> on page 3-259

0x1244 0x1248 0x124C 0x1254 0x1258	t_wr_now t_wtr_now t_wtw_now t_xmpd_now	RO RO	0x00000005	32	<i>3.3.286 t_wr_now</i> on page 3-260
0x124C 0x1254	t_wtw_now				
0x1254		DO	0x00040505	32	<i>3.3.287 t_wtr_now</i> on page 3-261
	t_xmpd_now	RO	0x00060404	32	3.3.288 t_wtw_now on page 3-261
0x1258		RO	0x000003FF	32	<i>3.3.289 t_xmpd_now</i> on page 3-262
	t_ep_now	RO	0x00000002	32	<i>3.3.290 t_ep_now</i> on page 3-263
0x125C	t_xp_now	RO	0x00060002	32	<i>3.3.291 t_xp_now</i> on page 3-263
0x1260	t_esr_now	RO	0x0000000E	32	<i>3.3.292 t_esr_now</i> on page 3-264
0x1264	t_xsr_now	RO	0x05120100	32	<i>3.3.293 t_xsr_now</i> on page 3-265
0x1268	t_esrck_now	RO	0x00000005	32	<i>3.3.294 t_esrck_now</i> on page 3-265
0x126C	t_ckxsr_now	RO	0x00000001	32	<i>3.3.295 t_ckxsr_now</i> on page 3-266
0x1270	t_cmd_now	RO	0x00000000	32	<i>3.3.296 t_cmd_now</i> on page 3-266
0x1274	t_parity_now	RO	0x00000900	32	<i>3.3.297 t_parity_now</i> on page 3-267
0x1278	t_zqcs_now	RO	0x00000040	32	<i>3.3.298 t_zqcs_now</i> on page 3-268
0x1300	t_rddata_en_now	RO	0x00000001	32	3.3.299 t_rddata_en_now on page 3-268
0x1304	t_phyrdlat_now	RO	0x00000000	32	3.3.300 t_phyrdlat_now on page 3-269
0x1308	t_phywrlat_now	RO	0x00000001	32	3.3.301 t_phywrlat_now on page 3-270
0x1310	rdlvl_control_now	RO	0x00001080	32	3.3.302 rdlvl_control_now on page 3-271
0x1314	rdlvl_mrs_now	RO	0x00000004	32	3.3.303 rdlvl_mrs_now on page 3-272
0x1318	t_rdlvl_en_now	RO	0x00000000	32	3.3.304 t_rdlvl_en_now on page 3-273
0x131C	t_rdlvl_rr_now	RO	0x00000000	32	<i>3.3.305 t_rdlvl_rr_now</i> on page 3-273
0x1320	wrlvl_control_now	RO	0x00001000	32	3.3.306 wrlvl_control_now on page 3-274
0x1324	wrlvl_mrs_now	RO	0x0000086	32	3.3.307 wrlvl_mrs_now on page 3-275
0x1328	t_wrlvl_en_now	RO	0x00000000	32	<i>3.3.308 t_wrlvl_en_now</i> on page 3-276
0x132C	t_wrlvl_ww_now	RO	0x00000000	32	<i>3.3.309 t_wrlvl_ww_now</i> on page 3-277
0x1348	phy_power_control_now	RO	0x00000000	32	3.3.310 phy_power_control_now on page 3-277
0x134C	t_lpresp_now	RO	0x00000000	32	<i>3.3.311 t_lpresp_now</i> on page 3-278
0x1350	phy_update_control_now	RO	0x0FE00000	32	3.3.312 phy_update_control_now on page 3-279
0x1358	odt_timing_now	RO	0x06000600	32	3.3.313 odt_timing_now on page 3-280
0x1360	odt_wr_control_31_00_now	RO	0x08040201	32	<i>3.3.314 odt_wr_control_31_00_now</i> on page 3-281
0x1364	odt_wr_control_63_32_now	RO	0x80402010	32	<i>3.3.315 odt_wr_control_63_32_now</i> on page 3-282
0x1368	odt_rd_control_31_00_now	RO	0x00000000	32	<i>3.3.316 odt_rd_control_31_00_now</i> on page 3-283
0x136C	odt_rd_control_63_32_now	RO	0x00000000	32	<i>3.3.317 odt_rd_control_63_32_now</i> on page 3-284
0x1380	dq_map_control_15_00_now	RO	0x00000000	32	<i>3.3.318 dq_map_control_15_00_now</i> on page 3-284
0x1384	dq_map_control_31_16_now	RO	0x00000000	32	<i>3.3.319 dq_map_control_31_16_now</i> on page 3-285
0x1388	dq_map_control_47_32_now	RO	0x00000000	32	<i>3.3.320 dq_map_control_47_32_now</i> on page 3-286

Offset	Name	Туре	Reset	Width	Description
0x138C	dq_map_control_63_48_now	RO	0x00000000	32	<i>3.3.321 dq_map_control_63_48_now</i> on page 3-287
0x1390	dq_map_control_71_64_now	RO	0x00000000	32	3.3.322 dq_map_control_71_64_now on page 3-288
0x1408	user_config0_now	RO	0x00000000	32	3.3.323 user_config0_now on page 3-289
0x140C	user_config1_now	RO	0x00000000	32	3.3.324 user_config1_now on page 3-290
0x1FD0	periph_id_4	RO	0x00000014	32	<i>3.3.325 periph_id_4</i> on page 3-290
0x1FE0	periph_id_0	RO	0x00000052	32	<i>3.3.326 periph_id_0</i> on page 3-291
0x1FE4	periph_id_1	RO	0x000000B4	32	<i>3.3.327 periph_id_1</i> on page 3-291
0x1FE8	periph_id_2	RO	0x0000001B	32	<i>3.3.328 periph_id_2</i> on page 3-292
0x1FEC	periph_id_3	RO	0x00000000	32	<i>3.3.329 periph_id_3</i> on page 3-292
0x1FF0	component_id_0	RO	0x0000000D	32	<i>3.3.330 component_id_0</i> on page 3-293
0x1FF4	component_id_1	RO	0x000000F0	32	3.3.331 component_id_1 on page 3-293
0x1FF8	component_id_2	RO	0x00000005	32	<i>3.3.332 component_id_2</i> on page 3-294
0x1FFC	component_id_3	RO	0x000000B1	32	3.3.333 component_id_3 on page 3-295

# 3.3 Register descriptions

This section describes the DMC-520 registers.

3.2 Register summary on page 3-33 provides cross references to individual registers.

#### 3.3.1 memc\_status

Holds the architectural status of the DMC.

The memc\_status register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be changed.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset0x000TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-1 memc\_status register bit assignments

The following shows the bit assignments.

[31] scrub\_outstanding\_trans7 scrub\_outstanding\_trans7 bitfield.

[30] scrub active7 scrub active7 bitfield. [29] scrub outstanding trans6 scrub outstanding trans6 bitfield. [28] scrub active6 scrub active6 bitfield. [27] scrub outstanding trans5 scrub outstanding trans5 bitfield. [26] scrub active5 scrub active5 bitfield. [25] scrub outstanding trans4 scrub outstanding trans4 bitfield. [24] scrub active4 scrub active4 bitfield. [23] scrub outstanding trans3 scrub outstanding trans3 bitfield. [22] scrub active3 scrub active3 bitfield. [21] scrub outstanding trans2 scrub outstanding trans2 bitfield. [20] scrub active2 scrub active2 bitfield. [19] scrub outstanding trans1 scrub outstanding trans1 bitfield. [18] scrub active1 scrub active1 bitfield. [17] scrub outstanding trans0 scrub outstanding trans0 bitfield. [16] scrub active0 scrub active0 bitfield. [15:13] Reserved 4 Unused bits [12] geardown status Indicates if the DMC is operating in Geardown mode for DDR4 accesses. [11:10] Reserved 3 Unused bits [9] mgr dci failed A direct command in a previous sequence has failed. [8] mgr active mgr active bitfield. [7] Reserved 2 Unused bits [6:4] dest memc status The intended destination state of the DMC during an active transition, or when in the ABORTED or RECOVER state. [3] Reserved\_1 Unused bits [2:0] memc status The current state of the DMC. memc\_config Holds the configuration data for the DMC.

The memc\_config register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be changed.

3.3.2


#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x004
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-2 memc\_config register bit assignments

The following shows the bit assignments.

# [31:29] Reserved 6 Unused bits [28] memory ecc cfg Indicates presence of error correction code logic [27:26] Reserved 5 Unused bits [25:24] dmc burst length cfg Configured DMC burst length, expressed in beats of phy data width cfg width [23:19] Reserved 4 Unused bits [18:16] queue depth cfg Configured depth of the request queue, in units of DMC bursts [15:14] Reserved 3 Unused bits [13:12] memory chip selects cfg Configured number of memory chip (rank) selects per interface [11:10] Reserved 2 Unused bits [9:8] phy data width cfg Configured effective memory width, PHY interface width [7:0] Reserved 1 Unused bits

# 3.3.3 memc\_cmd

Used to change the architectural state of the DMC, or execute queued manager operations.

The memc cmd register characteristics are:

#### **Usage constraints**

Cannot be read from. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x008
Туре	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 3-3 memc\_cmd register bit assignments

The following shows the bit assignments.

[31:3] Reserved\_1 Unused bits[2:0] memc\_cmd memc\_cmd bitfield.

# 3.3.4 address\_control\_next

Configures the DRAM address parameters. Use the DRAM device data sheet or Serial Presence Detect (SPD)-derived values to assist in programming these values.

The address\_control\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

#### Attributes

Offset0x010TypeRead-writeReset0x00030202Width32

The following figure shows the bit assignments.



#### Figure 3-4 address\_control\_next register bit assignments

#### [31:29] Reserved 5

Unused bits

#### [28] bank\_hash\_enable\_next

Configures the bank hash function used in system address decode. Used to alter traffic distribution across banks.

# [27:26] Reserved\_4

Unused bits

# [25:24] rank\_bits\_next

Program to match the number of active ranks to be addressed.

# [23:19] Reserved\_3

Unused bits

#### [18:16] bank\_bits\_next

Program to match the number of banks per chip-select (rank) on the attached DRAM device.

#### — Note ——

This number corresponds to the sum total of all banks in all bank groups (where applicable) on a device.

#### [15:11] Reserved 2

Unused bits

# [10:8] row\_bits\_next

Program to match the number of row bits on the attached DRAM device.

- [7:3] Reserved\_1
  - Unused bits

# [2:0] column\_bits\_next

Program to match the number of column address bits present on the DRAM device.

# 3.3.5 decode\_control\_next

Configures how the DRAM address is decoded from the system address. The DRAM address consists of the rank, bank, row address, and the column address.

The decode\_control\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

# Attributes

Offset	0x014
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-5 decode\_control\_next register bit assignments

#### [31:7] Reserved 2

Unused bits

# [6:4] stripe\_decode\_next

Determines the address boundary on which to stripe system requests across DRAM pages. The DMC decodes the bottom two page address bits from a programmable slice within the lowest 14 bits of the system address. To disable sub-page striping you must program this value to the DRAM page size (or use the default value 0).

——— Note —

You must not program the DMC to stripe at a higher boundary than the DRAM page size.

# [3:2] Reserved\_1

Unused bits

#### [1:0] address\_decode\_next

Determines in which pattern the DRAM address components are decoded from the system address.

#### 3.3.6 address\_map\_next

Configures the system address mapping options.

The address\_map\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

# Configurations

There is only one DMC configuration.

# Attributes

Offset0x01CTypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-6 address\_map\_next register bit assignments

The following shows the bit assignments.

#### [31:16] addr\_map\_mask\_next

Configures the mask applied to system address bits [43:28]. The system address map uses upper address bits to select from multiple DMC instances in a system. The DMC must discard these address bits that fall outside physical memory to decode correctly.

#### [15:3] Reserved 1

Unused bits

#### [2:0] addr\_map\_mode\_next

Selects the address translation mode. See the System Address Conversion section of the Design Manual for more information on address translation options.

#### 3.3.7 low\_power\_control\_next

Configures the low-power features of the DMC.

The low\_power\_control\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset0x020TypeRead-writeReset0x00000020Width32

The following figure shows the bit assignments.



# Figure 3-7 low\_power\_control\_next register bit assignments

The following shows the bit assignments.

#### [31:8] Reserved 2

Unused bits

#### [7:4] asr period next

Program the number of tREFI intervals to wait without activity before placing the DRAM into a self-refresh state when auto\_self\_refresh is enabled. The supported range for this bitfield is 1-15.

# [3] auto\_self\_refresh\_next

Program to enable or disable placing a DRAM rank into a self-refresh state when the rank has been idle for the amount of time that asr\_period defines.

#### [2] auto\_power\_down\_next

Program to enable or disable placing the DRAM into a power-down state when idle.

# [1] stop\_mem\_clock\_sref\_next

Program to enable or disable stopping the DRAM clock when the memory device is in self-refresh, reset, or maximum power down.

#### [0] Reserved\_1

Unused bits

#### 3.3.8 turnaround\_control\_next

Configures the settings for arbitration between read and write and rank to rank traffic on the DRAM bus.

The turnaround\_control\_next register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x028
Туре	Read-write
Reset	0x0F0F0F0F
Width	32



The following figure shows the bit assignments.

#### Figure 3-8 turnaround\_control\_next register bit assignments

The following shows the bit assignments.

#### [31:30] turnaround\_prescalar\_next

Turnaround counter prescaler.

[29:28] Reserved\_4

Unused bits

#### [27:24] turnaround\_limit\_hh\_next

Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of HIGH-HIGH class requests. The supported range for this bitfield is 0-15.

[23:20] Reserved\_3

Unused bits

#### [19:16] turnaround\_limit\_h\_next

Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of HIGH class requests. The supported range for this bitfield is 0-15.

# [15:12] Reserved\_2

Unused bits

#### [11:8] turnaround\_limit\_m\_next

Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of MEDIUM class requests. The supported range for this bitfield is 0-15.

[7:4] Reserved\_1

Unused bits

#### [3:0] turnaround\_limit\_l\_next

Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of LOW class requests. The supported range for this bitfield is 0-15.

# 3.3.9 hit\_turnaround\_control\_next

Configures the settings for preventing starvation of non-hits in the presence of in-row hit streams.

The hit\_turnaround\_control\_next register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset 0x02C Type Read-write Reset 0x08909FBF Width 32 The following figure shows the bit assignments.



#### Figure 3-9 hit\_turnaround\_control\_next register bit assignments

The following shows the bit assignments.

#### [31] hits\_mask\_hh\_next

Program to determine if DRAM row hits are prioritised over HIGH-HIGH priority traffic. [30] Reserved\_4

#### Unused bits

#### [29:24] hit\_turnaround\_limit\_hh\_next

Program the maximum number of consecutive in-row hits in the presence of HIGH-HIGH class requests. Zero disables the hit limit function. The supported range for this bitfield is 0-63.

#### [23] hits\_mask\_h\_next

Program to determine if DRAM row hits are prioritised over HIGH priority traffic.

#### [22] Reserved\_3

Unused bits

#### [21:16] hit\_turnaround\_limit\_h\_next

Program the maximum number of consecutive in-row hits in the presence of HIGH class requests. Zero disables the hit limit function. The supported range for this bitfield is 0-63.

#### [15] hits\_mask\_m\_next

Program to determine if DRAM row hits are prioritised over MEDIUM priority traffic.

#### [14] Reserved\_2

Unused bits

#### [13:8] hit\_turnaround\_limit\_m\_next

Program the maximum number of consecutive in-row hits in the presence of MEDIUM class requests. Zero disables the hit limit function. The supported range for this bitfield is 0-63.

#### [7] hits mask I next

Program to determine if DRAM row hits are prioritised over LOW priority traffic.

- [6] Reserved\_1
  - Unused bits

#### [5:0] hit\_turnaround\_limit\_l\_next

Program the maximum number of consecutive in-row hits in the presence of LOW class requests. Zero disables the hit limit function. The supported range for this bitfield is 0-63.

#### 3.3.10 qos\_class\_control\_next

Configures the priority class for each QoS encoding.

The qos\_class\_control\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset 0x030 Type Read-write Reset 0x00000FC8 Width 32

The following figure shows the bit assignments.



#### Figure 3-10 qos\_class\_control\_next register bit assignments

The following shows the bit assignments.

# [31:12] Reserved\_1

Unused bits

# [11:8] high\_high\_qos\_start\_next

Determines the minimum Qv value mapped onto the HIGH-HIGH QoS class. The supported range for this bitfield is 0-15.

# [7:4] high\_qos\_start\_next

Determines the minimum Qv value mapped onto the HIGH QoS class. The supported range for this bitfield is 0-15.

# [3:0] medium\_qos\_start\_next

Determines the minimum Qv value mapped onto the MEDIUM QoS class. The supported range for this bitfield is 0-15.

#### 3.3.11 escalation\_control\_next

Configures the settings for escalating the priority of entries in the queue.

The escalation\_control\_next register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Can be written to when in ALL states.

# Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x034 Type Read-write Reset 0x00080000 Width 32



#### Figure 3-11 escalation\_control\_next register bit assignments

The following shows the bit assignments.

#### [31:20] Reserved 3

Unused bits

#### [19:16] read\_backlog\_suppression\_next

Configures the number of completed reads (as a proportion in 16ths of the queue depth) at which to stop arbitrating more reads until the system drains the fetched read data. Zero disables this feature. The supported range for this bitfield is 0-15.

[15:12] Reserved\_2

Unused bits

#### [11:8] escalation\_count\_next

Program the number of escalation prescaler periods between applying escalation. Zero disables priority escalation in the queue. The supported range for this bitfield is 0-15.

[7:2] Reserved\_1

Unused bits

[1:0] escalation\_prescalar\_next

Escalation counter prescaler.

#### 3.3.12 qv\_control\_31\_00\_next

Configures the priority settings for each QoS encoding.

The qv\_control\_31\_00\_next register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Can be written to when in ALL states.

# Configurations

There is only one DMC configuration.

# Attributes

Offset0x038TypeRead-writeReset0x76543210Width32



#### Figure 3-12 qv\_control\_31\_00\_next register bit assignments

The following shows the bit assignments.

#### [31:28] qos7 priority next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# [27:24] qos6\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [23:20] qos5\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [19:16] qos4\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [15:12] qos3\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# [11:8] qos2\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [7:4] qos1\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# [3:0] qos0\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# 3.3.13 qv\_control\_63\_32\_next

Configures the priority settings for each QoS encoding.

The qv\_control\_63\_32\_next register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x03C Type Read-write Reset 0xFEDCBA98 Width 32



#### Figure 3-13 qv\_control\_63\_32\_next register bit assignments

The following shows the bit assignments.

#### [31:28] qos15 priority next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# [27:24] qos14\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# [23:20] qos13\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [19:16] qos12\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [15:12] qos11\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# [11:8] qos10\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [7:4] qos9\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# [3:0] qos8\_priority\_next

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# 3.3.14 rt\_control\_31\_00\_next

Configures the timeout settings for each QoS encoding.

The rt\_control\_31\_00\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x040
Туре	Read-write
Reset	0x00000000
Width	32




Figure 3-14 rt\_control\_31\_00\_next register bit assignments

The following shows the bit assignments.

#### [31:28] qos7\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [27:24] qos6\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [23:20] qos5\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [19:16] qos4\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [15:12] qos3\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [11:8] qos2\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [7:4] qos1\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [3:0] qos0\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

# 3.3.15 rt\_control\_63\_32\_next

Configures the timeout settings for each QoS encoding.

The rt\_control\_63\_32\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x044
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 3-15 rt\_control\_63\_32\_next register bit assignments

The following shows the bit assignments.

#### [31:28] qos15\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [27:24] qos14\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [23:20] qos13\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [19:16] qos12\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [15:12] qos11\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [11:8] qos10\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [7:4] qos9\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [3:0] qos8\_timeout\_next

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

# 3.3.16 timeout\_control\_next

Configures the prescaler applied to timeout values.

The timeout\_control\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

# Configurations

There is only one DMC configuration.

# Attributes

Offset	0x048
Туре	Read-write
Reset	0x00000001
Width	32

The following figure shows the bit assignments.



# Figure 3-16 timeout\_control\_next register bit assignments

The following shows the bit assignments.

[31:2] Reserved\_1 Unused bits [1:0] timeout\_prescalar\_next timeout\_prescalar\_next bitfield.

# 3.3.17 credit\_control\_next

Configures the settings for preventing starvation of CHI protocol retries.

The credit\_control\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

# Attributes

Offset0x04CTypeRead-writeReset0x0000000Width32

The following figure shows the bit assignments.



#### Figure 3-17 credit\_control\_next register bit assignments

#### [31:12] Reserved\_2

Unused bits

#### [11:8] credit\_count\_next

Program the number of P-credit prescaler periods between applying escalation. 0 disables this feature. The supported range for this bitfield is 0-15.

#### [7:2] Reserved\_1

Unused bits

# [1:0] credit\_prescalar\_next

P-credit counter prescaler.

# 3.3.18 write\_priority\_control\_31\_00\_next

Configures the priority settings for write requests within the DMC

The write\_priority\_control\_31\_00\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

# Attributes

Offset	0x050
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-18 write\_priority\_control\_31\_00\_next register bit assignments

The following shows the bit assignments.

#### [31:28] write\_fill\_priority\_7\_16ths\_next

Program the priority of write requests when write requests occupy 7/16ths of the DMC queue. The supported range for this bitfield is 0-15.

# [27:24] write\_fill\_priority\_6\_16ths\_next

Program the priority of write requests when write requests occupy 6/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [23:20] write\_fill\_priority\_5\_16ths\_next

Program the priority of write requests when write requests occupy 5/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [19:16] write\_fill\_priority\_4\_16ths\_next

Program the priority of write requests when write requests occupy 4/16ths of the DMC queue. The supported range for this bitfield is 0-15.

# [15:12] write\_fill\_priority\_3\_16ths\_next

Program the priority of write requests when write requests occupy 3/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [11:8] write\_fill\_priority\_2\_16ths\_next

Program the priority of write requests when write requests occupy 2/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [7:4] write\_fill\_priority\_1\_16ths\_next

Program the priority of write requests when write requests occupy 1/16th of the DMC queue. The supported range for this bitfield is 0-15.

#### [3:0] Reserved\_1

Unused bits

#### 3.3.19 write\_priority\_control\_63\_32\_next

Configures the priority settings for write requests within the DMC.

The write\_priority\_control\_63\_32\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x054 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-19 write\_priority\_control\_63\_32\_next register bit assignments

The following shows the bit assignments.

#### [31:28] write\_fill\_priority\_15\_16ths\_next

Program the priority of write requests when write requests occupy 15/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [27:24] write\_fill\_priority\_14\_16ths\_next

Program the priority of write requests when write requests occupy 14/16ths of the DMC queue. The supported range for this bitfield is 0-15.

# [23:20] write\_fill\_priority\_13\_16ths\_next

Program the priority of write requests when write requests occupy 13/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [19:16] write\_fill\_priority\_12\_16ths\_next

Program the priority of write requests when write requests occupy 12/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [15:12] write\_fill\_priority\_11\_16ths\_next

Program the priority of write requests when write requests occupy 11/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [11:8] write\_fill\_priority\_10\_16ths\_next

Program the priority of write requests when write requests occupy 10/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [7:4] write\_fill\_priority\_9\_16ths\_next

Program the priority of write requests when write requests occupy 9/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [3:0] write\_fill\_priority\_8\_16ths\_next

Program the priority of write requests when write requests occupy 8/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### 3.3.20 queue\_threshold\_control\_31\_00\_next

Configures the threshold settings for requests in the DMC

The queue\_threshold\_control\_31\_00\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

### Attributes

Offset 0x060 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-20 queue\_threshold\_control\_31\_00\_next register bit assignments

The following shows the bit assignments.

#### [31:28] queue\_fill\_threshold\_7\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 7/16ths full. The supported range for this bitfield is 0-15.

#### [27:24] queue\_fill\_threshold\_6\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 6/16ths full. The supported range for this bitfield is 0-15.

#### [23:20] queue\_fill\_threshold\_5\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 5/16ths full. The supported range for this bitfield is 0-15.

#### [19:16] queue\_fill\_threshold\_4\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 4/16ths full. The supported range for this bitfield is 0-15.

#### [15:12] queue\_fill\_threshold\_3\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 3/16ths full. The supported range for this bitfield is 0-15.

#### [11:8] queue\_fill\_threshold\_2\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 2/16ths full. The supported range for this bitfield is 0-15.

#### [7:4] queue\_fill\_threshold\_1\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 1/16ths full. The supported range for this bitfield is 0-15.

#### [3:0] Reserved\_1

Unused bits

#### 3.3.21 queue\_threshold\_control\_63\_32\_next

Configures the threshold settings for requests in the DMC

The queue\_threshold\_control\_63\_32\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset 0x064 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-21 queue\_threshold\_control\_63\_32\_next register bit assignments

The following shows the bit assignments.

#### [31:28] queue\_fill\_threshold\_15\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 15/16ths full. The supported range for this bitfield is 0-15.

# [27:24] queue\_fill\_threshold\_14\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 14/16ths full. The supported range for this bitfield is 0-15.

#### [23:20] queue\_fill\_threshold\_13\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 13/16ths full. The supported range for this bitfield is 0-15.

#### [19:16] queue\_fill\_threshold\_12\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 12/16ths full. The supported range for this bitfield is 0-15.

#### [15:12] queue\_fill\_threshold\_11\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 11/16ths full. The supported range for this bitfield is 0-15.

#### [11:8] queue\_fill\_threshold\_10\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 10/16ths full. The supported range for this bitfield is 0-15.

#### [7:4] queue\_fill\_threshold\_9\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 9/16ths full. The supported range for this bitfield is 0-15.

#### [3:0] queue\_fill\_threshold\_8\_16ths\_next

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 8/16ths full. The supported range for this bitfield is 0-15.

#### 3.3.22 memory\_address\_max\_31\_00\_next

Configures the address space control for the DMC default region.

The memory\_address\_max\_31\_00\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

# Attributes

Offset 0x078 Type Read-write Reset 0x00000010 Width 32

The following figure shows the bit assignments.



#### Figure 3-22 memory\_address\_max\_31\_00\_next register bit assignments

The following shows the bit assignments.

#### [31:16] memory\_address\_max\_31\_16\_next

Program to set bits[31:16] of the maximum memory address.

\_\_\_\_\_ Note \_\_\_\_\_

This is the address value after address translation has been applied (if applicable).

#### [15:5] Reserved 1

Unused bits

#### [4] enable\_err\_response\_next

Configures the response used for a request that fails address access checks.

[3] region\_s\_write\_en\_next Enables Secure writes to the default region
[2] region\_s\_read\_en\_next Enables Secure reads to the default region
[1] region\_ns\_write\_en\_next Enables Non-secure writes to the default region

# [0] region\_ns\_read\_en\_next

Enables Non-secure reads to the default region

# 3.3.23 memory\_address\_max\_43\_32\_next

Configures the address space control for the DMC default region.

The memory\_address\_max\_43\_32\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset 0x07C Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.

31			12 11		0
	Reserv	ed_1			
L				1	

#### Figure 3-23 memory\_address\_max\_43\_32\_next register bit assignments

The following shows the bit assignments.

#### [31:12] Reserved\_1

Unused bits

[11:0] memory\_address\_max\_43\_32\_next

Program to set bits[43:32] of the maximum memory address.

— Note —

This is the address value after address translation has been applied (if applicable).

# 3.3.24 access\_address\_min0\_31\_00\_next

Configures the address space control for address region 0.

The access\_address\_min0\_31\_00\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations


There is only one DMC configuration.

### Attributes

Offset 0x080 Type Read-write

# Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-24 access\_address\_min0\_31\_00\_next register bit assignments

The following shows the bit assignments.

- [31:16] access\_address\_min0\_31\_16\_next Program to set bits[31:16] of the minimum address in the region
  [15:4] Reserved\_1 Unused bits
  [3] region\_s\_write\_en0\_next Enables Secure writes to the region
- [2] region\_s\_read\_en0\_next Enables Secure reads to the region
- [1] region\_ns\_write\_en0\_next Enables Non-secure writes to the region
  [0] region\_ns\_read\_en0\_next Enables Non-secure reads to the region

# 3.3.25 access\_address\_min0\_43\_32\_next

Configures the address space control for address region 0.

The access\_address\_min0\_43\_32\_next register characteristics are:

Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

#### Attributes

Offset0x084TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



– access\_address\_min0\_43\_32\_next

#### Figure 3-25 access\_address\_min0\_43\_32\_next register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1 Unused bits

#### [11:0] access\_address\_min0\_43\_32\_next

Program to set bits[43:32] of the minimum address in the region

# 3.3.26 access\_address\_max0\_31\_00\_next

Configures the address space control for address region 0.

The access\_address\_max0\_31\_00\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

Attributes

Offset0x088TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.

31			16	15		0
access_	address_max0_	_31_16_ne>	ĸt		Reserved_1	

### Figure 3-26 access\_address\_max0\_31\_00\_next register bit assignments

The following shows the bit assignments.

#### [31:16] access\_address\_max0\_31\_16\_next

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

# 3.3.27 access\_address\_max0\_43\_32\_next

Configures the address space control for address region 0.

The access address max0 43 32 next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x08C
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



access\_address\_max0\_43\_32\_next

#### Figure 3-27 access\_address\_max0\_43\_32\_next register bit assignments

#### [31:12] Reserved\_1

Unused bits

#### [11:0] access\_address\_max0\_43\_32\_next

Program to set bits[43:32] of the maximum address in the region

#### 3.3.28 access\_address\_min1\_31\_00\_next

Configures the address space control for address region 1.

The access\_address\_min1\_31\_00\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

# Configurations

There is only one DMC configuration.

# Attributes

Offset 0x090 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-28 access\_address\_min1\_31\_00\_next register bit assignments

The following shows the bit assignments.

#### [31:16] access address min1 31 16 next

Program to set bits[31:16] of the minimum address in the region

- [15:4] Reserved\_1
  - Unused bits

# [3] region\_s\_write\_en1\_next

Enables Secure writes to the region

- [2] region\_s\_read\_en1\_next
  - Enables Secure reads to the region
- [1] region\_ns\_write\_en1\_next

Enables Non-secure writes to the region

# [0] region\_ns\_read\_en1\_next

Enables Non-secure reads to the region

# 3.3.29 access\_address\_min1\_43\_32\_next

Configures the address space control for address region 1.

The access\_address\_min1\_43\_32\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x094
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-29 access\_address\_min1\_43\_32\_next register bit assignments

The following shows the bit assignments.

# [31:12] Reserved\_1

# Unused bits [11:0] access address min1 43 32 next

Program to set bits[43:32] of the minimum address in the region

# 3.3.30 access\_address\_max1\_31\_00\_next

Configures the address space control for address region 1.

The access\_address\_max1\_31\_00\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x098 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.

31			16	15			0
access_	address_max	:1_31_16_ne:	xt		Reserv	ed_1	

#### Figure 3-30 access\_address\_max1\_31\_00\_next register bit assignments

The following shows the bit assignments.

# [31:16] access\_address\_max1\_31\_16\_next

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

# 3.3.31 access\_address\_max1\_43\_32\_next

Configures the address space control for address region 1.

The access\_address\_max1\_43\_32\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x09C
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-31 access\_address\_max1\_43\_32\_next register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1

Unused bits

[11:0] access\_address\_max1\_43\_32\_next Program to set bits[43:32] of the maximum address in the region

# 3.3.32 access\_address\_min2\_31\_00\_next

Configures the address space control for address region 2.

The access\_address\_min2\_31\_00\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x0A0 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-32 access\_address\_min2\_31\_00\_next register bit assignments

The following shows the bit assignments.

# [31:16] access\_address\_min2\_31\_16\_next

Program to set bits[31:16] of the minimum address in the region

#### [15:4] Reserved\_1

Unused bits

[3] region\_s\_write\_en2\_next Enables Secure writes to the region
[2] region\_s\_read\_en2\_next Enables Secure reads to the region
[1] region\_ns\_write\_en2\_next Enables Non-secure writes to the region
[0] region ns read en2 next

Enables Non-secure reads to the region

# 3.3.33 access\_address\_min2\_43\_32\_next

Configures the address space control for address region 2.

The access\_address\_min2\_43\_32\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset 0x0A4 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.

Reserved_1	31			12	11	0
		F	Reserved_1			

#### Figure 3-33 access\_address\_min2\_43\_32\_next register bit assignments

The following shows the bit assignments.

#### [31:12] Reserved\_1

Unused bits

# [11:0] access\_address\_min2\_43\_32\_next

Program to set bits[43:32] of the minimum address in the region

# 3.3.34 access\_address\_max2\_31\_00\_next

Configures the address space control for address region 2.

The access\_address\_max2\_31\_00\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset0x0A8TypeRead-writeReset0x00000000Width32

31			16	15			0
access	_address_ma	x2_31_16_ne	xt		Rese	rved_1	

### Figure 3-34 access\_address\_max2\_31\_00\_next register bit assignments

The following shows the bit assignments.

#### [31:16] access\_address\_max2\_31\_16\_next

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

### 3.3.35 access\_address\_max2\_43\_32\_next

Configures the address space control for address region 2.

The access address max2 43 32 next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x0AC Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-35 access\_address\_max2\_43\_32\_next register bit assignments

The following shows the bit assignments.

### [31:12] Reserved\_1

### Unused bits

### [11:0] access\_address\_max2\_43\_32\_next

Program to set bits[43:32] of the maximum address in the region

### 3.3.36 access\_address\_min3\_31\_00\_next

Configures the address space control for address region 3.

The access\_address\_min3\_31\_00\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations


There is only one DMC configuration.

### Attributes

Offset	0x0B0
Туре	Read-write
Reset	0x00000000

### Width 32

The following figure shows the bit assignments.



### Figure 3-36 access\_address\_min3\_31\_00\_next register bit assignments

The following shows the bit assignments.

- [31:16] access\_address\_min3\_31\_16\_next Program to set bits[31:16] of the minimum address in the region
  [15:4] Reserved\_1 Unused bits
  [3] region\_s\_write\_en3\_next Enables Secure writes to the region
  [2] region\_s\_read\_en3\_next Enables Secure reads to the region
  [1] region\_ns\_write\_en3\_next Enables Non-secure writes to the region
- [0] region\_ns\_read\_en3\_next Enables Non-secure reads to the region

### 3.3.37 access\_address\_min3\_43\_32\_next

Configures the address space control for address region 3.

The access\_address\_min3\_43\_32\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x0B4 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.

31			12 11		0			
	Reserv	red_1						
				[	acc	ess_addr	ess_min3_4	43_32_next

### Figure 3-37 access\_address\_min3\_43\_32\_next register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1 Unused bits
[11:0] access\_address\_min3\_43\_32\_next Program to set bits[43:32] of the minimum address in the region

### 3.3.38 access\_address\_max3\_31\_00\_next

Configures the address space control for address region 3.

The access\_address\_max3\_31\_00\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x0B8
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 3-38 access\_address\_max3\_31\_00\_next register bit assignments

The following shows the bit assignments.

```
[31:16] access_address_max3_31_16_next
Program to set bits[31:16] of the maximum address in the region
[15:0] Reserved_1
Unused bits
```

### 3.3.39 access\_address\_max3\_43\_32\_next

Configures the address space control for address region 3.

The access\_address\_max3\_43\_32\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset0x0BCTypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-39 access\_address\_max3\_43\_32\_next register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1 Unused bits

### [11:0] access\_address\_max3\_43\_32\_next

Program to set bits[43:32] of the maximum address in the region

### 3.3.40 access\_address\_min4\_31\_00\_next

Configures the address space control for address region 4.

The access\_address\_min4\_31\_00\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

Attributes

Offset0x0C0TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-40 access\_address\_min4\_31\_00\_next register bit assignments

The following shows the bit assignments.

# [31:16] access\_address\_min4\_31\_16\_next

Program to set bits[31:16] of the minimum address in the region

### [15:4] Reserved\_1

Unused bits

### [3] region\_s\_write\_en4\_next

Enables Secure writes to the region

### [2] region\_s\_read\_en4\_next

Enables Secure reads to the region

[1] region\_ns\_write\_en4\_next

Enables Non-secure writes to the region

### [0] region\_ns\_read\_en4\_next

Enables Non-secure reads to the region

### 3.3.41 access\_address\_min4\_43\_32\_next

Configures the address space control for address region 4.

The access\_address\_min4\_43\_32\_next register characteristics are:

### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations


There is only one DMC configuration.

### Attributes

Offset 0x0C4 Type Read-write

# Reset 0x0000000 Width 32

The following figure shows the bit assignments.



access\_address\_min4\_43\_32\_next

### Figure 3-41 access\_address\_min4\_43\_32\_next register bit assignments

The following shows the bit assignments.

```
[31:12] Reserved_1
```

```
Unused bits
[11:0] access_address_min4_43_32_next
Program to set bits[43:32] of the minimum address in the region
```

### 3.3.42 access\_address\_max4\_31\_00\_next

Configures the address space control for address region 4.

The access\_address\_max4\_31\_00\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


Configurations

There is only one DMC configuration.

### Attributes

Offset0x0C8TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-42 access\_address\_max4\_31\_00\_next register bit assignments

The following shows the bit assignments.

### [31:16] access\_address\_max4\_31\_16\_next

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

### 3.3.43 access\_address\_max4\_43\_32\_next

Configures the address space control for address region 4.

The access\_address\_max4\_43\_32\_next register characteristics are:

### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x0CC
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-43 access\_address\_max4\_43\_32\_next register bit assignments

The following shows the bit assignments.

### [31:12] Reserved\_1 Unused bits

# [11:0] access\_address\_max4\_43\_32\_next

Program to set bits[43:32] of the maximum address in the region

### 3.3.44 access\_address\_min5\_31\_00\_next

Configures the address space control for address region 5.

The access\_address\_min5\_31\_00\_next register characteristics are:

### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x0D0 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-44 access\_address\_min5\_31\_00\_next register bit assignments

The following shows the bit assignments.

```
[31:16] access_address_min5_31_16_next
Program to set bits[31:16] of the minimum address in the region
[15:4] Reserved_1
Unused bits
[3] region_s_write_en5_next
Enables Secure writes to the region
[2] region_s_read_en5_next
Enables Secure reads to the region
```

[1] region\_ns\_write\_en5\_next Enables Non-secure writes to the region[0] region\_ns\_read\_en5\_next

Enables Non-secure reads to the region

### 3.3.45 access\_address\_min5\_43\_32\_next

Configures the address space control for address region 5.

The access\_address\_min5\_43\_32\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

### Attributes

Offset0x0D4TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-45 access\_address\_min5\_43\_32\_next register bit assignments

The following shows the bit assignments.

### [31:12] Reserved\_1 Unused bits [11:0] access\_address\_min5\_43\_32\_next

Program to set bits[43:32] of the minimum address in the region

### 3.3.46 access\_address\_max5\_31\_00\_next

Configures the address space control for address region 5.

The access\_address\_max5\_31\_00\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

**Configurations** There is only one DMC configuration.

### Attributes

Offset	0x0D8
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31			16	15			0
access	_address_ma	x5_31_16_ne	xt		Rese	erved_1	

### Figure 3-46 access\_address\_max5\_31\_00\_next register bit assignments

The following shows the bit assignments.

#### [31:16] access\_address\_max5\_31\_16\_next

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

### 3.3.47 access\_address\_max5\_43\_32\_next

Configures the address space control for address region 5.

The access address max5 43 32 next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x0DC Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-47 access\_address\_max5\_43\_32\_next register bit assignments

The following shows the bit assignments.

### [31:12] Reserved\_1

### Unused bits

### [11:0] access\_address\_max5\_43\_32\_next

Program to set bits[43:32] of the maximum address in the region

### 3.3.48 access\_address\_min6\_31\_00\_next

Configures the address space control for address region 6.

The access\_address\_min6\_31\_00\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations


There is only one DMC configuration.

### Attributes

Offset	0x0E0
Туре	Read-write
Reset	0x00000000

### Width 32

The following figure shows the bit assignments.



### Figure 3-48 access\_address\_min6\_31\_00\_next register bit assignments

The following shows the bit assignments.

- [31:16] access\_address\_min6\_31\_16\_next Program to set bits[31:16] of the minimum address in the region
  [15:4] Reserved\_1 Unused bits
  [3] region\_s\_write\_en6\_next Enables Secure writes to the region
  [2] region\_s\_read\_en6\_next Enables Secure reads to the region
- [1] region\_ns\_write\_en6\_next
  Enables Non-secure writes to the region

  [0] region\_ns\_read\_en6\_next
  Enables Non-secure reads to the region

### 3.3.49 access\_address\_min6\_43\_32\_next

Configures the address space control for address region 6.

The access\_address\_min6\_43\_32\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x0E4 Type Read-write Reset 0x00000000 Width 32

The following figure shows the bit assignments.

31			12 11		0			
	Reserv	ved_1						
				[	acc	ess_addr	ess_min6_	43_32_next

### Figure 3-49 access\_address\_min6\_43\_32\_next register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1 Unused bits
[11:0] access\_address\_min6\_43\_32\_next Program to set bits[43:32] of the minimum address in the region

### 3.3.50 access\_address\_max6\_31\_00\_next

Configures the address space control for address region 6.

The access\_address\_max6\_31\_00\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x0E8
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 3-50 access\_address\_max6\_31\_00\_next register bit assignments

The following shows the bit assignments.

```
[31:16] access_address_max6_31_16_next
Program to set bits[31:16] of the maximum address in the region
```

[15:0] Reserved\_1

Unused bits

### 3.3.51 access\_address\_max6\_43\_32\_next

Configures the address space control for address region 6.

The access\_address\_max6\_43\_32\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset ØxØEC Type Read-write Reset ØxØØØØØØØ Width 32

The following figure shows the bit assignments.



### Figure 3-51 access\_address\_max6\_43\_32\_next register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1 Unused bits

### [11:0] access\_address\_max6\_43\_32\_next

Program to set bits[43:32] of the maximum address in the region

### 3.3.52 access\_address\_min7\_31\_00\_next

Configures the address space control for address region 7.

The access\_address\_min7\_31\_00\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

Attributes

Offset0x0F0TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-52 access\_address\_min7\_31\_00\_next register bit assignments

The following shows the bit assignments.

[31:16] access\_address\_min7\_31\_16\_next Program to set bits[31:16] of the minimum address in the region

### [15:4] Reserved\_1

Unused bits

- [3] region\_s\_write\_en7\_next
  - Enables Secure writes to the region
- [2] region\_s\_read\_en7\_next

Enables Secure reads to the region

[1] region\_ns\_write\_en7\_next

Enables Non-secure writes to the region

### [0] region\_ns\_read\_en7\_next

Enables Non-secure reads to the region

### 3.3.53 access\_address\_min7\_43\_32\_next

Configures the address space control for address region 7.

The access\_address\_min7\_43\_32\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x0F4 Type Read-write

# Reset 0x0000000 Width 32

The following figure shows the bit assignments.



access\_address\_min7\_43\_32\_next

### Figure 3-53 access\_address\_min7\_43\_32\_next register bit assignments

The following shows the bit assignments.

```
[31:12] Reserved_1
```

```
Unused bits
[11:0] access_address_min7_43_32_next
Program to set bits[43:32] of the minimum address in the region
```

### 3.3.54 access\_address\_max7\_31\_00\_next

Configures the address space control for address region 7.

The access\_address\_max7\_31\_00\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


Configurations

There is only one DMC configuration.

### Attributes

Offset0x0F8TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-54 access\_address\_max7\_31\_00\_next register bit assignments

The following shows the bit assignments.

### [31:16] access\_address\_max7\_31\_16\_next

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

### 3.3.55 access\_address\_max7\_43\_32\_next

Configures the address space control for the address region 7.

The access\_address\_max7\_43\_32\_next register characteristics are:

### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x0FC
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-55 access\_address\_max7\_43\_32\_next register bit assignments

The following shows the bit assignments.

[31:12] Reserved_1
Unused bits
[11:0] access_address_max7_43_32_next
Program to set bits[43:32] of the maximum address in the region

### 3.3.56 channel\_status

Holds the current status of the memory channel.

The channel\_status register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be changed.


### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x100 Type Read-only Reset 0x0000003 Width 32

The following figure shows the bit assignments.



### Figure 3-56 channel\_status register bit assignments

The following shows the bit assignments.

## [31:30] m0\_rank\_mrs\_mode\_cs7

m0\_rank\_mrs\_mode\_cs7 bitfield.

- [29:28] m0\_rank\_mrs\_mode\_cs6 m0 rank mrs mode cs6 bitfield.
- [27:26] m0\_rank\_mrs\_mode\_cs5 m0 rank mrs mode cs5 bitfield.
- [25:24] m0\_rank\_mrs\_mode\_cs4
  - m0\_rank\_mrs\_mode\_cs4 bitfield.

[23:22] m0\_rank\_mrs\_mode\_cs3 m0 rank mrs mode cs3 bitfield.

- [21:20] m0 rank mrs mode cs2
- m0\_rank\_mrs\_mode\_cs2 bitfield. [19:18] m0\_rank\_mrs\_mode\_cs1

m0\_rank\_mrs\_mode\_cs1 bitfield.

[17:16] m0\_rank\_mrs\_mode\_cs0

Holds state information for this rank.

### [15:8] m0\_rank\_sref

One-bit per rank indicating that the rank does not require the DMC to issue AUTOREFRESH commands

### [7:3] Reserved\_1

Unused bits

### [2] m0\_low\_power

Indicates if all the DRAM ranks on this channel are in a state not requiring AUTOREFRESH commands

### [1] m0\_empty

Indicates if the interface is empty, that is, there are no outstanding requests.

—— Note –

This value might go non-empty at any time when in the READY state.

### [0] m0\_idle

Indicates if the interface is idle, that is, there are no outstanding requests and no outstanding activity, including delays, associated with previous commands.

— Note –

This value might go non-idle at any time when in the READY state.

### 3.3.57 direct\_addr

Sets the direct command address field for direct commands.

The direct\_addr register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in CONFIG, PAUSED or READY states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x108 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.

31 0

direct\_addr

### Figure 3-57 direct addr register bit assignments

The following shows the bit assignments.

### [31:0] direct addr

For more information see direct cmd command descriptions.

#### 3.3.58 direct\_cmd

Generates direct commands from the manager.

The direct cmd register characteristics are:

### **Usage constraints**


Cannot be read from. Can be written to when in CONFIG, PAUSED or READY states.

Configurations There is only one DMC configuration.

#### Attributes

Offset	0x10C
Туре	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-58 direct cmd register bit assignments

The following shows the bit assignments.

### [31:30] Reserved 4

### Unused bits

### [29:28] replay override

Defines the replay behavior for this particular command.

[27:24] Reserved\_3

Unused bits

### [23:16] rank\_addr

Determines the target rank, each bit corresponding to a rank. If multiple ranks are selected then the command is sent to each rank in turn.

### [15:12] Reserved\_2

Unused bits

### [11:8] direct\_ba

Determines the value to be driven on the external bank group and bank address pins. For MRS commands, it is the mode register number. For all other commands, bank group (if programmed) is taken from the least significant bits, bank address is taken from the bits directly above the bank group bits.

[7:4] Reserved\_1 Unused bits[3:0] direct\_cmd

Determines the command to be performed.

### 3.3.59 dci\_replay\_type\_next

Configures the behavior of the DMC if a DRAM or PHY error is received when executing a direct command.

The dci\_replay\_type\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

Attributes

Offset0x110TypeRead-writeReset0x00000002Width32

The following figure shows the bit assignments.



### Figure 3-59 dci\_replay\_type\_next register bit assignments

The following shows the bit assignments.

## [31:2] Reserved\_1 Unused bits [1:0] dci\_replay\_type\_next dci replay type next bitfield.

### 3.3.60 dci\_strb

Configures the write data strobe values used during direct\_cmd WRITE operations.

The dci\_strb register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in CONFIG, PAUSED or READY states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x118 Type Read-write Reset 0x000000F Width 32

The following figure shows the bit assignments.

31				4	3 0
	F	Reserved_1			dci_strb

### Figure 3-60 dci\_strb register bit assignments

The following shows the bit assignments.

### [31:4] Reserved\_1

Unused bits

### [3:0] dci\_strb

For write operations, provides the value used to drive DQM, where a value of 1 indicates data must be committed to DRAM. You must write once for each 32-bit data word to write as part of a DRAM burst. Defaults to 4'b1111.

### 3.3.61 dci\_data

Reading from this register location returns read data received a result of a READ command. Writing to this register location sets the data to be used for direct\_cmd WRITE commands. You must read or write once for each 32-bit data word of a DRAM burst.

The dci\_data register characteristics are:

#### Usage constraints

Can be read from when in CONFIG, PAUSED or READY states. Can be written to when in CONFIG, PAUSED or READY states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x11C
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-61 dci\_data register bit assignments

The following shows the bit assignments.

[31:0] dci data

dci\_data bitfield.

### 3.3.62 refresh\_control\_next

Configures the type of refresh commands issued by the DMC.

The refresh\_control\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x120 Type Read-write

# Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-62 refresh\_control\_next register bit assignments

The following shows the bit assignments.

### [31:6] Reserved 2

Unused bits

### [5:4] refresh\_granularity\_next

Configures the refresh rate mode of the DMC. You must program this to match the mode of the DRAM. All DRAMs requiring refresh must use the same refresh rate.

[3:0] Reserved\_1

Unused bits

### 3.3.63 memory\_type\_next

Configures the DMC for the attached memory type.

The memory\_type\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x128
Туре	Read-write
Reset	0x00000101
Width	32

The following figure shows the bit assignments.



### Figure 3-63 memory\_type\_next register bit assignments

The following shows the bit assignments.

### [31:18] Reserved\_5

Unused bits

### [17:16] memory\_bank\_groups\_next

Program to configure the number of bank groups in the attached memory device

[15:10] Reserved\_4 Unused bits
[9:8] memory\_device\_width\_next Program to configure the device widths.
[7:6] Reserved\_3 Unused bits
[5:4] Reserved\_2 Unused bits
[3] Reserved\_1 Unused bits
[2:0] memory\_type\_next Program to configure the attached memory type

### 3.3.64 feature\_config

Control register for DMC features.

The feature\_config register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in CONFIG or LOW-POWER states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x130TypeRead-writeReset0x000000F0Width32

The following figure shows the bit assignments.




Figure 3-64 feature\_config register bit assignments

The following shows the bit assignments.

```
[31:11] Reserved_1
Unused bits
[10] mi_clk_gate_disable
Disable clock gating for the memory interface.
[9] dcb_clk_gate_disable
Disable clock gating for the main DMC queue.
[8] si_clk_gate_disable
```

#### [7] parity\_mask

Program to include a[17] in parity calculation.

### [6] pmu\_enable

Enable performance monitoring unit outputs.

[5] clk\_gate\_en

Enable clock gating for DMC.

[4] rmw\_enable

Enable read-modify-write operations. Must be enabled if Write DBI or ECC is enabled.

### [3] uncorrected\_retry

Program to enable or disable retry of ECC-uncorrectable data operations.

### [2] corrected\_writeback

Program to enable or disable write-back of ECC-corrected data.

### [1:0] ecc\_enable

Program to enable or disable ECC functionality.

### 3.3.65 nibble\_failed\_031\_000

Used to inform the DMC that a particular nibble has failed.

The nibble\_failed\_031\_000 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x138 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-65 nibble\_failed\_031\_000 register bit assignments

The following shows the bit assignments.

```
[31:24] Reserved_1
```

```
Unused bits
```

### [23] nibble\_failed\_rank1\_second\_valid

Indicates if the second location is valid.

### [22:18] nibble\_failed\_rank1\_second

Used to inform the DMC of the second location that has failed. The supported range for this bitfield is 0-17.

### [17] nibble\_failed\_rank1\_first\_valid

### [16:12] nibble\_failed\_rank1\_first

Used to inform the DMC of the first location that has failed. The supported range for this bitfield is 0-17.

### [11] nibble\_failed\_rank0\_second\_valid

Indicates if the second location is valid.

### [10:6] nibble\_failed\_rank0\_second

Used to inform the DMC of the second location that has failed. The supported range for this bitfield is 0-17.

### [5] nibble\_failed\_rank0\_first\_valid

Indicates if the first location is valid.

### [4:0] nibble\_failed\_rank0\_first

Used to inform the DMC of the first location that has failed. The supported range for this bitfield is 0-17.

### 3.3.66 nibble\_failed\_063\_032

Used to inform the DMC that a particular nibble has failed.

The nibble\_failed\_063\_032 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset0x13CTypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-66 nibble\_failed\_063\_032 register bit assignments

The following shows the bit assignments.

### [31:24] Reserved\_1

- Unused bits
- [23] nibble\_failed\_rank3\_second\_valid
  - Indicates if the second location is valid.
- [22:18] nibble\_failed\_rank3\_second

Used to inform the DMC of the second location that has failed. The supported range for this bitfield is 0-17.

### [17] nibble\_failed\_rank3\_first\_valid

### [16:12] nibble\_failed\_rank3\_first

Used to inform the DMC of the first location that has failed. The supported range for this bitfield is 0-17.

### [11] nibble\_failed\_rank2\_second\_valid

Indicates if the second location is valid.

### [10:6] nibble\_failed\_rank2\_second

Used to inform the DMC of the second location that has failed. The supported range for this bitfield is 0-17.

### [5] nibble\_failed\_rank2\_first\_valid

Indicates if the first location is valid.

### [4:0] nibble\_failed\_rank2\_first

Used to inform the DMC of the first location that has failed. The supported range for this bitfield is 0-17.

### 3.3.67 nibble\_failed\_095\_064

Used to inform the DMC that a particular nibble has failed.

The nibble\_failed\_095\_064 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset0x140TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-67 nibble\_failed\_095\_064 register bit assignments

The following shows the bit assignments.

### [31:24] Reserved\_1

- Unused bits
- [23] nibble\_failed\_rank5\_second\_valid
  - Indicates if the second location is valid.
- [22:18] nibble\_failed\_rank5\_second

Used to inform the DMC of the second location that has failed. The supported range for this bitfield is 0-17.

### [17] nibble\_failed\_rank5\_first\_valid

### [16:12] nibble\_failed\_rank5\_first

Used to inform the DMC of the first location that has failed. The supported range for this bitfield is 0-17.

### [11] nibble\_failed\_rank4\_second\_valid

Indicates if the second location is valid.

### [10:6] nibble\_failed\_rank4\_second

Used to inform the DMC of the second location that has failed. The supported range for this bitfield is 0-17.

### [5] nibble\_failed\_rank4\_first\_valid

Indicates if the first location is valid.

### [4:0] nibble\_failed\_rank4\_first

Used to inform the DMC of the first location that has failed. The supported range for this bitfield is 0-17.

### 3.3.68 nibble\_failed\_127\_096

Used to inform the DMC that a particular nibble has failed.

The nibble\_failed\_127\_096 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset0x144TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-68 nibble\_failed\_127\_096 register bit assignments

The following shows the bit assignments.

### [31:24] Reserved\_1

- Unused bits
- [23] nibble\_failed\_rank7\_second\_valid
  - Indicates if the second location is valid.
- [22:18] nibble\_failed\_rank7\_second

Used to inform the DMC of the second location that has failed. The supported range for this bitfield is 0-17.

### [17] nibble\_failed\_rank7\_first\_valid

### [16:12] nibble\_failed\_rank7\_first

Used to inform the DMC of the first location that has failed. The supported range for this bitfield is 0-17.

### [11] nibble\_failed\_rank6\_second\_valid

Indicates if the second location is valid.

### [10:6] nibble\_failed\_rank6\_second

Used to inform the DMC of the second location that has failed. The supported range for this bitfield is 0-17.

#### [5] nibble\_failed\_rank6\_first\_valid

Indicates if the first location is valid.

### [4:0] nibble\_failed\_rank6\_first

Used to inform the DMC of the first location that has failed. The supported range for this bitfield is 0-17.

### 3.3.69 queue\_allocate\_control\_031\_000

Used to inform the DMC that a particular queue (RAM) entry has failed, where 0 means failed and not included for allocation.

The queue\_allocate\_control\_031\_000 register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x148 Type Read-write Reset 0xFFFFFFF Width 32

The following figure shows the bit assignments.



### Figure 3-69 queue\_allocate\_control\_031\_000 register bit assignments

The following shows the bit assignments.

### [31:0] queue\_allocate\_control\_031\_000

Used to inform the DMC that a particular queue (RAM) entry has failed, where 0 means failed and not included for allocation.

### 3.3.70 queue\_allocate\_control\_063\_032

Configures the DMC to not allocate particular queue entries (one bit per entry), for example to avoid using faulty internal RAM locations.

The queue\_allocate\_control\_063\_032 register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x14C Type Read-write

#### Reset **0xFFFFFFF** Width 32

The following figure shows the bit assignments.




Figure 3-70 queue allocate control 063 032 register bit assignments

The following shows the bit assignments.

### [31:0] queue allocate control 063 032

queue allocate control 063 032 bitfield.

#### 3.3.71 queue allocate control 095 064

Configures the DMC to not allocate particular queue entries (one bit per entry), for example to avoid using faulty internal RAM locations.

The queue allocate control 095 064 register characteristics are:

### **Usage constraints**


Can be read from when in ALL states. Can be written to when in ALL states.

Configurations There is only one DMC configuration.

### Attributes

Offset 0x150 Туре Read-write Reset **ØxFFFFFFF** Width 32

The following figure shows the bit assignments.



### Figure 3-71 queue allocate control 095 064 register bit assignments

The following shows the bit assignments.

### [31:0] queue allocate control 095 064

queue allocate control 095 064 bitfield.

#### 3.3.72 queue allocate control 127 096

Configures the DMC to not allocate particular queue entries (one bit per entry), for example to avoid using faulty internal RAM locations.

The queue allocate control 127 096 register characteristics are:

### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations There is only one DMC configuration.

### Attributes

Offset 0x154 Type Read-write

### Reset ØxFFFFFFFF Width 32

The following figure shows the bit assignments.




Figure 3-72 queue\_allocate\_control\_127\_096 register bit assignments

The following shows the bit assignments.

### [31:0] queue\_allocate\_control\_127\_096

queue\_allocate\_control\_127\_096 bitfield.

### 3.3.73 ecc\_errc\_count\_31\_00

Counter register for the DRAM ECC functionality.

The ecc\_errc\_count\_31\_00 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x158
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31	24	23	16	15	8	7		0
rank3_erro	_count	rank2_errc	_count	rank1_errc	_count	rank0_errc	_count	

### Figure 3-73 ecc\_errc\_count\_31\_00 register bit assignments

The following shows the bit assignments.

### [31:24] rank3\_errc\_count

Corrected error count. A write to the bitfield resets the counter to the written value.

### [23:16] rank2\_errc\_count

Corrected error count. A write to the bitfield resets the counter to the written value.

### [15:8] rank1\_errc\_count

Corrected error count. A write to the bitfield resets the counter to the written value. [7:0] rank0\_errc\_count

Corrected error count. A write to the bitfield resets the counter to the written value.

### 3.3.74 ecc\_errc\_count\_63\_32

Counter register for the DRAM ECC functionality.

The ecc\_errc\_count\_63\_32 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x15C
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31	24	23	16 15		8	7		0
rank7_errc_c	ount	rank6_errc_co	unt rar	nk5_errc_cou	unt	rank4_errc	_count	

### Figure 3-74 ecc\_errc\_count\_63\_32 register bit assignments

The following shows the bit assignments.

### [31:24] rank7\_errc\_count

Corrected error count. A write to the bitfield resets the counter to the written value.

### [23:16] rank6\_errc\_count

Corrected error count. A write to the bitfield resets the counter to the written value.

### [15:8] rank5\_errc\_count

Corrected error count. A write to the bitfield resets the counter to the written value. [7:0] rank4 errc count

Corrected error count. A write to the bitfield resets the counter to the written value.

### 3.3.75 ecc\_errd\_count\_31\_00

Counter register for the DRAM ECC functionality.

The ecc\_errd\_count\_31\_00 register characteristics are:

### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x160
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31	2	4 23	16	15	8	7		0
ranl	k3_errd_count	rank2_errd	_count	rank1_errd	_count	rank0_errd	_count	

### Figure 3-75 ecc\_errd\_count\_31\_00 register bit assignments

The following shows the bit assignments.

### [31:24] rank3\_errd\_count

Uncorrected error count. A write to the bitfield resets the counter to the written value.

### [23:16] rank2\_errd\_count

Uncorrected error count. A write to the bitfield resets the counter to the written value.

### [15:8] rank1\_errd\_count

Uncorrected error count. A write to the bitfield resets the counter to the written value. [7:0] rank0\_errd\_count

Uncorrected error count. A write to the bitfield resets the counter to the written value.

### 3.3.76 ecc\_errd\_count\_63\_32

Counter register for the DRAM ECC functionality.

The ecc\_errd\_count\_63\_32 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x164
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31	24	23	16	15	8	7		0
rank7_erre	d_count	rank6_errd	_count	rank5_errd	_count	rank4_errd	_count	

### Figure 3-76 ecc\_errd\_count\_63\_32 register bit assignments

The following shows the bit assignments.

### [31:24] rank7\_errd\_count

Uncorrected error count. A write to the bitfield resets the counter to the written value.

### [23:16] rank6\_errd\_count

Uncorrected error count. A write to the bitfield resets the counter to the written value.

### [15:8] rank5\_errd\_count

Uncorrected error count. A write to the bitfield resets the counter to the written value.

### [7:0] rank4\_errd\_count

Uncorrected error count. A write to the bitfield resets the counter to the written value.

### 3.3.77 ram\_err\_count

Counter register for the RAM ECC functionality.

The ram\_err\_count register characteristics are:

### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

0x168
Read-write
0x00000000
32

The following figure shows the bit assignments.



### Figure 3-77 ram\_err\_count register bit assignments

The following shows the bit assignments.

### [31:16] ram\_errd\_count

Uncorrected error count. A write to the bitfield resets the counter to the written value.

### [15:0] ram\_errc\_count

Corrected error count. A write to this bitfield resets the counter to the written value.

### 3.3.78 link\_err\_count

Counter register for link errors. The counter increments on detection of a new link error (dfi\_alert\_n or dfi\_err).

The link\_err\_count register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x16CTypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.

31			16 15			0
	F	Reserved_1		lir	nk_err_count	

### Figure 3-78 link\_err\_count register bit assignments

The following shows the bit assignments.

[31:16] Reserved\_1

Unused bits

[15:0] link\_err\_count

Link error count. A write to this bitfield resets the counter to the written value.

### 3.3.79 scrub\_control0\_next

Scrub engine channel control register.

The scrub\_control0\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x170
Туре	Read-write
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



### Figure 3-79 scrub\_control0\_next register bit assignments

The following shows the bit assignments.

### [31:29] Reserved\_6

Unused bits

[28:24] outstanding\_request\_limit\_scrub0\_next

Configures the maximum number of oustanding scrub requests for scrub program 0 The supported range for this bitfield is 8-31.

### [23:20] Reserved 5

Unused bits

### [19:16] escalation\_count\_scrub0\_next

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

### [15:14] Reserved\_4

Unused bits

### [13] stop\_on\_page0\_next

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

### [12:9] qos\_for\_scrub0\_next

Configures QoS value of scrub operations

[8:7] Reserved\_3

Unused bits

### [6] completion\_interrupt0\_next

Configures whether to emit an event when the sequence completes

[5:4] Reserved\_2

Unused bits

### [3] scrub\_addr\_mode0\_next

Configures scrub address mode

[2] Reserved\_1

```
Unused bits
```

```
[1:0] trigger0_next
```

Controls the trigger event associated with the channel operation.

### 3.3.80 scrub\_address\_min0\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_min0\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x174
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-80 scrub\_address\_min0\_next register bit assignments

The following shows the bit assignments.

### [31:0] scrub\_address\_min0\_next

Program to set the starting address for the scrub engine. When scrub\_addr\_mode0 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode0 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

### 3.3.81 scrub\_address\_max0\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_max0\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x178TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.

31					0
	scrul	b_address_n	nax0_next		

### Figure 3-81 scrub\_address\_max0\_next register bit assignments

The following shows the bit assignments.

### [31:0] scrub\_address\_max0\_next

Program to set the ending address for the scrub engine. When scrub\_addr\_mode0 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode0 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

### 3.3.82 scrub\_control1\_next

Scrub engine channel control register.

The scrub\_control1\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x180
Туре	Read-write
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



### Figure 3-82 scrub\_control1\_next register bit assignments

The following shows the bit assignments.

### [31:29] Reserved\_6

Unused bits

### [28:24] outstanding\_request\_limit\_scrub1\_next

Configures the maximum number of oustanding scrub requests for scrub program 1 The supported range for this bitfield is 8-31.

### [23:20] Reserved\_5

Unused bits

### [19:16] escalation\_count\_scrub1\_next

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

### [15:14] Reserved\_4

Unused bits

### [13] stop\_on\_page1\_next

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

### [12:9] qos\_for\_scrub1\_next

Configures QoS value of scrub operations

### [8:7] Reserved\_3

Unused bits

### [6] completion\_interrupt1\_next

Configures whether to emit an event when the sequence completes

[5:4] Reserved\_2

Unused bits

[3] scrub\_addr\_mode1\_next

Configures scrub address mode

[2] Reserved\_1

## Unused bits

[1:0] trigger1\_next

Controls the trigger event associated with the channel operation.

### 3.3.83 scrub\_address\_min1\_next

Configures the address space control for the scrub engine channel.

The scrub address min1 next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x184
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-83 scrub\_address\_min1\_next register bit assignments

The following shows the bit assignments.

### [31:0] scrub\_address\_min1\_next

Program to set the starting address for the scrub engine. When scrub\_addr\_mode1 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode1 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

### 3.3.84 scrub\_address\_max1\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_max1\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x188
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-84 scrub\_address\_max1\_next register bit assignments

The following shows the bit assignments.

### [31:0] scrub\_address\_max1\_next

Program to set the ending address for the scrub engine. When scrub\_addr\_mode1 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode1 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

### 3.3.85 scrub\_control2\_next

Scrub engine channel control register.

The scrub control2 next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x190 Type Read-write Reset 0x1F000000 Width 32

The following figure shows the bit assignments.



### Figure 3-85 scrub\_control2\_next register bit assignments

The following shows the bit assignments.

### [31:29] Reserved\_6

Unused bits

### [28:24] outstanding\_request\_limit\_scrub2\_next

Configures the maximum number of oustanding scrub requests for scrub program 2 The supported range for this bitfield is 8-31.

### [23:20] Reserved 5 Unused bits [19:16] escalation count scrub2 next Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature) [15:14] Reserved 4 Unused bits [13] stop on page2 next Configures stop on page of scrub operations, scrub program will pause when reach page address if set [12:9] qos for scrub2 next Configures QoS value of scrub operations [8:7] Reserved 3 Unused bits [6] completion interrupt2 next Configures whether to emit an event when the sequence completes [5:4] Reserved 2 Unused bits [3] scrub addr mode2 next Configures scrub address mode [2] Reserved 1 Unused bits [1:0] trigger2 next Controls the trigger event associated with the channel operation.

### 3.3.86 scrub\_address\_min2\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_min2\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

Attributes

Offset0x194TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-86 scrub\_address\_min2\_next register bit assignments

The following shows the bit assignments.

### [31:0] scrub\_address\_min2\_next

Program to set the starting address for the scrub engine. When scrub\_addr\_mode2 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode2 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

### 3.3.87 scrub\_address\_max2\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_max2\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x198
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-87 scrub\_address\_max2\_next register bit assignments

The following shows the bit assignments.

### [31:0] scrub\_address\_max2\_next

Program to set the ending address for the scrub engine. When scrub\_addr\_mode2 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode2 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

### 3.3.88 scrub\_control3\_next

Scrub engine channel control register.

The scrub\_control3\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1A0
Туре	Read-write
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-88 scrub\_control3\_next register bit assignments

The following shows the bit assignments.

[31:29] Reserved\_6

Unused bits

[28:24] outstanding\_request\_limit\_scrub3\_next

Configures the maximum number of oustanding scrub requests for scrub program 3 The supported range for this bitfield is 8-31.

[23:20] Reserved 5

Unused bits

#### [19:16] escalation\_count\_scrub3\_next

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

#### [15:14] Reserved\_4

Unused bits

#### [13] stop\_on\_page3\_next

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

#### [12:9] qos\_for\_scrub3\_next

Configures QoS value of scrub operations

[8:7] Reserved\_3

Unused bits

#### [6] completion\_interrupt3\_next

Configures whether to emit an event when the sequence completes

[5:4] Reserved\_2

Unused bits

#### [3] scrub\_addr\_mode3\_next

Configures scrub address mode

- [2] Reserved\_1
- Unused bits
- [1:0] trigger3\_next

Controls the trigger event associated with the channel operation.

#### 3.3.89 scrub\_address\_min3\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_min3\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1A4
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-89 scrub\_address\_min3\_next register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_min3\_next

Program to set the starting address for the scrub engine. When scrub\_addr\_mode3 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode3 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

#### 3.3.90 scrub\_address\_max3\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_max3\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset0x1A8TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.

31						0
		scrub_add	ress_max3_	next		

#### Figure 3-90 scrub\_address\_max3\_next register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_max3\_next

Program to set the ending address for the scrub engine. When scrub\_addr\_mode3 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode3 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

#### 3.3.91 scrub\_control4\_next

Scrub engine channel control register.

The scrub\_control4\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1B0
Туре	Read-write
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-91 scrub\_control4\_next register bit assignments

The following shows the bit assignments.

#### [31:29] Reserved\_6

Unused bits

#### [28:24] outstanding\_request\_limit\_scrub4\_next

Configures the maximum number of oustanding scrub requests for scrub program 4 The supported range for this bitfield is 8-31.

#### [23:20] Reserved\_5

Unused bits

#### [19:16] escalation\_count\_scrub4\_next

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

#### [15:14] Reserved 4

Unused bits

#### [13] stop\_on\_page4\_next

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

#### [12:9] qos\_for\_scrub4\_next

Configures QoS value of scrub operations

#### [8:7] Reserved\_3

Unused bits

#### [6] completion\_interrupt4\_next

Configures whether to emit an event when the sequence completes

[5:4] Reserved\_2

Unused bits

### [3] scrub\_addr\_mode4\_next

Configures scrub address mode

#### [2] Reserved\_1

## Unused bits

## [1:0] trigger4\_next

Controls the trigger event associated with the channel operation.

#### 3.3.92 scrub\_address\_min4\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_min4\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1B4
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-92 scrub\_address\_min4\_next register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_min4\_next

Program to set the starting address for the scrub engine. When scrub\_addr\_mode4 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode4 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

#### 3.3.93 scrub\_address\_max4\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_max4\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1B8
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-93 scrub\_address\_max4\_next register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_max4\_next

Program to set the ending address for the scrub engine. When scrub\_addr\_mode4 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode4 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

#### 3.3.94 scrub\_control5\_next

Scrub engine channel control register.

The scrub\_control5\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x1C0 Type Read-write Reset 0x1F000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-94 scrub\_control5\_next register bit assignments

The following shows the bit assignments.

#### [31:29] Reserved\_6

Unused bits

#### [28:24] outstanding\_request\_limit\_scrub5\_next

Configures the maximum number of oustanding scrub requests for scrub program 5 The supported range for this bitfield is 8-31.

#### [23:20] Reserved 5 Unused bits [19:16] escalation count scrub5 next Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature) [15:14] Reserved 4 Unused bits [13] stop on page5 next Configures stop on page of scrub operations, scrub program will pause when reach page address if set [12:9] qos for scrub5 next Configures QoS value of scrub operations [8:7] Reserved 3 Unused bits [6] completion interrupt5 next Configures whether to emit an event when the sequence completes [5:4] Reserved 2 Unused bits [3] scrub addr mode5 next Configures scrub address mode [2] Reserved 1 Unused bits [1:0] trigger5 next Controls the trigger event associated with the channel operation.

#### 3.3.95 scrub\_address\_min5\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_min5\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

Attributes

Offset0x1C4TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-95 scrub\_address\_min5\_next register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_min5\_next

Program to set the starting address for the scrub engine. When scrub\_addr\_mode5 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode5 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

#### 3.3.96 scrub\_address\_max5\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_max5\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1C8
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-96 scrub\_address\_max5\_next register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_max5\_next

Program to set the ending address for the scrub engine. When scrub\_addr\_mode5 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode5 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

#### 3.3.97 scrub\_control6\_next

Scrub engine channel control register.

The scrub\_control6\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1D0
Туре	Read-write
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-97 scrub\_control6\_next register bit assignments

The following shows the bit assignments.

#### [31:29] Reserved\_6

Unused bits

[28:24] outstanding\_request\_limit\_scrub6\_next

Configures the maximum number of oustanding scrub requests for scrub program 6 The supported range for this bitfield is 8-31.

#### [23:20] Reserved 5

Unused bits

#### [19:16] escalation\_count\_scrub6\_next

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

#### [15:14] Reserved\_4

Unused bits

#### [13] stop\_on\_page6\_next

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

#### [12:9] qos\_for\_scrub6\_next

Configures QoS value of scrub operations

[8:7] Reserved\_3

Unused bits

#### [6] completion\_interrupt6\_next

Configures whether to emit an event when the sequence completes

[5:4] Reserved\_2

Unused bits

#### [3] scrub\_addr\_mode6\_next

Configures scrub address mode

[2] Reserved\_1

```
Unused bits
```

```
[1:0] trigger6_next
```

Controls the trigger event associated with the channel operation.

#### 3.3.98 scrub\_address\_min6\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_min6\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1D4
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-98 scrub\_address\_min6\_next register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_min6\_next

Program to set the starting address for the scrub engine. When scrub\_addr\_mode6 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode6 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

#### 3.3.99 scrub\_address\_max6\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_max6\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset0x1D8TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.

31					0
	sc	rub_address_	_max6_next		

#### Figure 3-99 scrub\_address\_max6\_next register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_max6\_next

Program to set the ending address for the scrub engine. When scrub\_addr\_mode6 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode6 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

#### 3.3.100 scrub\_control7\_next

Scrub engine channel control register.

The scrub\_control7\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1E0
Туре	Read-write
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-100 scrub\_control7\_next register bit assignments

The following shows the bit assignments.

#### [31:29] Reserved\_6

Unused bits

#### [28:24] outstanding\_request\_limit\_scrub7\_next

Configures the maximum number of oustanding scrub requests for scrub program 7 The supported range for this bitfield is 8-31.

#### [23:20] Reserved\_5

Unused bits

#### [19:16] escalation\_count\_scrub7\_next

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

#### [15:14] Reserved\_4

Unused bits

#### [13] stop\_on\_page7\_next

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

#### [12:9] qos\_for\_scrub7\_next

Configures QoS value of scrub operations

#### [8:7] Reserved\_3

Unused bits

#### [6] completion\_interrupt7\_next

Configures whether to emit an event when the sequence completes

[5:4] Reserved\_2

Unused bits

[3] scrub\_addr\_mode7\_next

Configures scrub address mode

[2] Reserved\_1

## Unused bits

[1:0] trigger7\_next

Controls the trigger event associated with the channel operation.

#### 3.3.101 scrub\_address\_min7\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_min7\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1E4
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-101 scrub\_address\_min7\_next register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_min7\_next

Program to set the starting address for the scrub engine. When scrub\_addr\_mode7 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode7 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

#### 3.3.102 scrub\_address\_max7\_next

Configures the address space control for the scrub engine channel.

The scrub\_address\_max7\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


# Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1E8
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-102 scrub\_address\_max7\_next register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_max7\_next

Program to set the ending address for the scrub engine. When scrub\_addr\_mode7 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode7 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

#### 3.3.103 feature\_control\_next

Control register for DMC features.

The feature\_control\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x1F0 Type Read-write Reset 0x0AA00000 Width 32

The following figure shows the bit assignments.



#### Figure 3-103 feature\_control\_next register bit assignments

The following shows the bit assignments.

#### [31:29] Reserved\_3

Unused bits

#### [28] alert\_mode\_next

Configures the DMC behavior in response to dfi\_alert\_n being asserted.

— Note –

When performing DIMM CA training using the ALERT pin, this mode must be set to interruptonly mode.

#### [27:20] address\_mirroring\_mask\_next

Each bit determines if address mirroring as per the DDR3/DDR4 RDIMM Design Specification must be applied to the corresponding rank. Set to 1 to enable mirroring, 0 to disable. Normally, this bit must be set high for odd physical ranks.

#### [19] dfi\_err\_mode\_next

Configures the DMC behavior in response to dfi\_err being asserted.

#### [18] lvl\_wakeup\_en\_next

Program to enable the DMC to bring a rank out of self-refresh to perform PHY training. This must not be enabled when using geardown mode.

#### [17] mrs\_output\_inversion\_next

Program to enable output inversion for MRS commands for DDR4 DIMMs.

#### [16] address\_mirroring\_next

Program to enable address mirroring for ranks identified by address\_mirroring\_mask.

#### [15] trr\_enable\_next

Program to enable issue of Target Row Refresh command on detection of potential maximum activate count (tMAC) violation. Must only be enabled for memories supporting this command.

#### [14] Reserved\_2

#### Unused bits

#### [13] temp\_poll\_after\_xsref\_next

Program to insert an automatic temperature status poll command following exit from self-refresh.

#### [12:9] temp\_poll\_after\_n\_ref\_next

Program to insert an automatic temperature status poll command following issue of n AUTOREFRESH commands. 0 disables the functionality. 1 is RESERVED

#### [8] zqcs\_after\_xsref\_next

Program to insert an automatic ZQC short calibration command following exit from self-refresh.

#### [7:4] zqcs\_after\_n\_ref\_next

Program to insert an automatic ZQC short calibration command following n refreshes. 0 - disables the functionality. 1 is RESERVED

#### [3] two\_t\_timing\_next

Program to enable or disable 2T command timing.

#### [2] Reserved\_1

Unused bits

#### [1] crc\_enable\_next

Program to enable or disable Cyclic Redundancy Check (CRC) functionality on write data.

#### —— Note –

When you enable CRC t\_wr, t\_wtr and t\_wtw must be extended by one cycle to accommodate the CRC functionality.

#### [0] write\_dbi\_enable\_next

Program to enable or disable Data Bus Inversion (DBI) functionality for writes.

#### 3.3.104 mux\_control\_next

Control muxing options for the DMC.

The mux\_control\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x1F4 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-104 mux\_control\_next register bit assignments

The following shows the bit assignments.

#### [31:11] Reserved 1

Unused bits

#### [10:8] cid\_mask\_next

Program to mask inclusion of dfi\_cid[2:0] output in parity calculation, where for each bit of cid\_mask[2:0] a value of 1 means include the corresponding bit of dfi\_cid[2:0].

#### [7:6] rst\_mux\_control\_next

Program to control muxing of dfi\_reset\_n output for DIMM applications.

#### [5:4] ck\_mux\_control\_next

Program to control muxing of dfi\_ck output for DIMM applications.

[3:2] cke\_mux\_control\_next

Program to control muxing of dfi\_cke output for DIMM applications.

#### [1:0] cs\_mux\_control\_next

Program to control muxing of dfi\_cs\_n output for DIMM applications.

#### 3.3.105 rank\_remap\_control\_next

Control register for rank remap.

The rank\_remap\_control\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x1F8 Type Read-write Reset 0x76543210 Width 32

The following figure shows the bit assignments.



#### Figure 3-105 rank\_remap\_control\_next register bit assignments

The following shows the bit assignments.

#### [31] rank\_mask\_cs7\_next

Program to cause the DMC to abort all transactions to DRAM rank 7. Can be used to block transactions to a rank that is in maximum power down.

#### [30:28] rank\_remap\_cs7\_next

Program to remap rank address 7 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [27] rank\_mask\_cs6\_next

Program to cause the DMC to abort all transactions to DRAM rank 6. Can be used to block transactions to a rank that is in maximum power down.

#### [26:24] rank\_remap\_cs6\_next

Program to remap rank address 6 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [23] rank\_mask\_cs5\_next

Program to cause the DMC to abort all transactions to DRAM rank 5. Can be used to block transactions to a rank that is in maximum power down.

#### [22:20] rank\_remap\_cs5\_next

Program to remap rank address 5 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [19] rank\_mask\_cs4\_next

Program to cause the DMC to abort all transactions to DRAM rank 4. Can be used to block transactions to a rank that is in maximum power down.

#### [18:16] rank\_remap\_cs4\_next

Program to remap rank address 4 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [15] rank\_mask\_cs3\_next

Program to cause the DMC to abort all transactions to DRAM rank 3. Can be used to block transactions to a rank that is in maximum power down.

#### [14:12] rank\_remap\_cs3\_next

Program to remap rank address 3 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [11] rank\_mask\_cs2\_next

Program to cause the DMC to abort all transactions to DRAM rank 2. Can be used to block transactions to a rank that is in maximum power down.

#### [10:8] rank\_remap\_cs2\_next

Program to remap rank address 2 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [7] rank\_mask\_cs1\_next

Program to cause the DMC to abort all transactions to DRAM rank 1. Can be used to block transactions to a rank that is in maximum power down.

#### [6:4] rank\_remap\_cs1\_next

Program to remap rank address 1 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [3] rank\_mask\_cs0\_next

Program to cause the DMC to abort all transactions to DRAM rank 0. Can be used to block transactions to a rank that is in maximum power down.

#### [2:0] rank\_remap\_cs0\_next

Program to remap rank address 0 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### 3.3.106 scrub\_control\_next

Scrub engine channel control register.

The scrub\_control\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


## Configurations

There is only one DMC configuration.

## Attributes

Offset 0x1FC Type Read-write Reset 0x00001F00 Width 32

The following figure shows the bit assignments.



#### Figure 3-106 scrub\_control\_next register bit assignments

The following shows the bit assignments.

#### [31:15] Reserved\_2

Unused bits

[14:8] outstanding\_scrub\_request\_limit\_next

Configures the maximum number of oustanding scrub requests across all scrub programs The supported range for this bitfield is 1-127.

#### [7:3] Reserved\_1

Unused bits

#### [2:0] escalation\_prescalar\_scrub\_next

Configures escalation prescalar period for use across all scrub programs

#### 3.3.107 t\_refi\_next

Configures the refresh interval timing parameter. It must be programmed to the device average all-bank AUTOREFRESH interval, divided by 8.

The t\_refi\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

0x200
Read-write
0x00090100
32

The following figure shows the bit assignments.

31		21 20 16	15 11	10	0
F	Reserved_3	Reserved_2	Reserved_1	t_refi_next	

#### Figure 3-107 t\_refi\_next register bit assignments

The following shows the bit assignments.

[31:21] Reserved\_3 Unused bits
[20:16] Reserved\_2 Unused bits
[15:11] Reserved\_1 Unused bits
[10:0] t\_refi\_next t\_refi\_next bitfield. The supported range for this bitfield is 63-2047.

#### 3.3.108 t\_rfc\_next

Configures the tRFC timing parameter. This determines the delay applied after an AUTOREFRESH command before any other command is issued to the same rank.

The t\_rfc\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

**Configurations** There is only one DMC configuration.

#### Attributes

Offset	0x204
Туре	Read-write
Reset	0x00008C23
Width	32

The following figure shows the bit assignments.

t_rfc_cs_next t_rfcfg_next t_rfc_next	31	28	27	20	19		10	9		0	
			t_rfc_cs_	_next	t_rfc	fg_next			t_rfc_next	t	

Reserved 1

#### Figure 3-108 t\_rfc\_next register bit assignments

The following shows the bit assignments.

#### [31:28] Reserved 1

### Unused bits

#### [27:20] t rfc cs next

Configures the minimum delay between AUTOREFRESH operations to different ranks. The supported range for this bitfield is 0-255.

#### [19:10] t rfcfg next

Configures the tRFC timing parameter for fine-grained AUTOREFRESH operations. The supported range for this bitfield is 2-700.

#### [9:0] t\_rfc\_next

Configures the tRFC timing parameter for all-bank AUTOREFRESH operations. The supported range for this bitfield is 2-700.

#### 3.3.109 t\_mrr\_next

Configures the tMRR timing parameter. This determines the Mode Register Read (including Multi-Purpose Register Reads) command delay before any other command is issued to the same rank. Use this value to determine the data cycles returned as a result of an MRR command.

The t mrr next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x208
Туре	Read-write
Reset	0x00000002
Width	32

The following figure shows the bit assignments.



Figure 3-109 t mrr next register bit assignments

The following shows the bit assignments.

```
[31:9] Reserved_2
        Unused bits
[8:7] Reserved 1
        Unused bits
[6:0] t_mrr_next
```

t mrr next bitfield. The supported range for this bitfield is 1-127.

#### 3.3.110 t\_mrw\_next

Configures the tMRW timing parameter. This determines the delay applied after a Mode Register Write (including Multi-Purpose Register Writes) command before any other command is issued to the same rank. Use this value for all delays associated with mode register write and set commands, so the largest of these delays must be programmed.

The t\_mrw\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset0x20CTypeRead-writeReset0x0000000CWidth32

The following figure shows the bit assignments.



#### Figure 3-110 t\_mrw\_next register bit assignments

The following shows the bit assignments.

#### [31:7] Reserved\_1

Unused bits

[6:0] t\_mrw\_next

t\_mrw\_next bitfield. The supported range for this bitfield is 12-127.

#### 3.3.111 t\_rdpden\_next

Configures the tRDPDEN timing parameter. This determines the delay applied after a Read command before a power down command can be issued to the same rank.

The t\_rdpden\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

0x210
Read-write
0x0000000A
32

The following figure shows the bit assignments.



#### Figure 3-111 t\_rdpden\_next register bit assignments

The following shows the bit assignments.

[31:7] Reserved\_1
 Unused bits
[6:0] t\_rdpden\_next

t\_rdpden\_next bitfield. The supported range for this bitfield is 10-126.

#### 3.3.112 t\_rcd\_next

Configures the tRCD timing parameter. This determines the delay applied after an ACTIVATE command before a READ or WRITE command is issued to the same bank.

The t\_rcd\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

Attributes

Offset0x218TypeRead-writeReset0x00000005Width32

The following figure shows the bit assignments.

31				5	4 (	)
		Reserved_1			t_rcd_next	

#### Figure 3-112 t\_rcd\_next register bit assignments

The following shows the bit assignments.

[31:5] Reserved\_1

Unused bits

#### [4:0] t\_rcd\_next

t\_rcd\_next bitfield. The supported range for this bitfield is 4-18.

#### 3.3.113 t\_ras\_next

Configures the tRAS timing parameter. This determines the delay applied after an ACTIVATE command before a PRECHARGE command is issued to the same bank.

The t\_ras\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset0x21CTypeRead-writeReset0x000000EWidth32

The following figure shows the bit assignments.

31				6	5		0
	Res	erved_1			t_ra	as_next	

#### Figure 3-113 t\_ras\_next register bit assignments

The following shows the bit assignments.

[31:6] Reserved\_1

Unused bits

[5:0] t\_ras\_next

t\_ras\_next bitfield. The supported range for this bitfield is 8-39.

#### 3.3.114 t\_rp\_next

Configures the tRP timing parameter. This determines the delay applied after a PRECHARGE command before any other command is issued to the same bank.

The t\_rp\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

**Configurations** There is only one DMC configuration.

#### Attributes

Offset	0x220
Туре	Read-write
Reset	0x00000005
Width	32

The following figure shows the bit assignments.

31					5	4	0
		Reserve	ed_1			t_rp_next	

#### Figure 3-114 t\_rp\_next register bit assignments

The following shows the bit assignments.

#### [31:5] Reserved\_1

Unused bits

#### [4:0] t\_rp\_next

t\_rp\_next bitfield. The supported range for this bitfield is 4-18.

#### 3.3.115 t\_rpall\_next

Configures the tRPALL timing parameter. This determines the delay applied after a PRECHARGEALL command before any other command is issued to the same rank.

The t\_rpall\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x224 Type Read-write

# Reset 0x00000005 Width 32

The following figure shows the bit assignments.



#### Figure 3-115 t\_rpall\_next register bit assignments

The following shows the bit assignments.

```
[31:5] Reserved_1
```

Unused bits

[4:0] t\_rpall\_next

t\_rpall\_next bitfield. The supported range for this bitfield is 4-18.

#### 3.3.116 t\_rrd\_next

Configures the tRRD timing parameter. This determines the delay applied after an ACTIVATE command before another ACTIVATE command is issued to the same rank. The \_l and \_s fields apply to the same bank group, and a different bank group, respectively, as described in the DDR4 specification.

The t\_rrd\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x228 Type Read-write Reset 0x0000404 Width 32

The following figure shows the bit assignments.




Figure 3-116 t\_rrd\_next register bit assignments

The following shows the bit assignments.

```
[31:20] Reserved_3
Unused bits
[19:16] t_rrd_cs_next
t_rrd_cs_next bitfield. The supported range for this bitfield is 0-15.
[15:12] Reserved_2
Unused bits
[11:8] t_rrd_l_next
t_rrd_l_next bitfield. The supported range for this bitfield is 1-15.
```

[7:4] Reserved\_1
Unused bits
[3:0] t\_rrd\_s\_next
t\_rrd\_s\_next bitfield. The supported range for this bitfield is 1-15.

#### 3.3.117 t\_act\_window\_next

Configures the tFAW and tMAWi timing parameters.

The t\_act\_window\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

## Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x22C Type Read-write Reset 0x03560014 Width 32

The following figure shows the bit assignments.

31 2	26 25	16	15	6	5		0
Reserved_2		t_mawi_next	Reserved_1		t_fa	aw_next	

#### Figure 3-117 t\_act\_window\_next register bit assignments

The following shows the bit assignments.

#### [31:26] Reserved\_2

Unused bits

#### [25:16] t\_mawi\_next

Sets the value of the average delay required between ACTIVATE commands to the same row to not violate tMAC in tMAW. Must be programmed to (tMAW/(tMAC/2)).

#### [15:6] Reserved\_1

Unused bits

#### [5:0] t\_faw\_next

The DMC does not issue more than 4 ACTIVATE commands within a rolling tFAW window. The supported range for this bitfield is 8-63.

#### 3.3.118 t\_rtr\_next

Configures the read-to-read timing parameter. This determines the READ to READ command delay applied between reads to the same chip, other bank group (t\_rtr\_s), same chip, same bank group (t\_rtr\_l), and different chip-selects (t\_rtr\_cs).

The t\_rtr\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x234
Туре	Read-write
Reset	0x00060404

#### Width 32

The following figure shows the bit assignments.




Figure 3-118 t\_rtr\_next register bit assignments

The following shows the bit assignments.

# [31:25] Reserved\_4 Unused bits [24] t\_rtr\_skip\_next Enable when using 2tck preamble to prevent transactions being spaced by t\_rtr + 1. [23:21] Reserved\_3 Unused bits [20:16] t\_rtr\_cs\_next t\_rtr\_cs\_next bitfield. The supported range for this bitfield is 6-31. [15:13] Reserved\_2 Unused bits [12:8] t\_rtr\_l\_next t\_rtr\_l\_next bitfield. The supported range for this bitfield is 4-31. [7:5] Reserved\_1 Unused bits [4:0] t\_rtr\_s\_next

t\_rtr\_s\_next bitfield. The supported range for this bitfield is 4-31.

#### 3.3.119 t\_rtw\_next

Configures the read-to-write timing parameter. This determines the READ to WRITE command delay applied between issued commands to the same chip, other bank group (t\_rtw\_s), same chip, same bank group (t\_trw\_l), and other chip-selects (t\_rtw\_cs).

The t\_rtw\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x238
Туре	Read-write
Reset	0x00060606
Width	32

The following figure shows the bit assignments.



#### Figure 3-119 t\_rtw\_next register bit assignments

The following shows the bit assignments.

[31:21] Reserved_3
Unused bits
[20:16] t_rtw_cs_next
t_rtw_cs_next bitfield. The supported range for this bitfield is 4-31.
[15:13] Reserved_2
Unused bits
[12:8] t_rtw_l_next
t_rtw_l_next bitfield. The supported range for this bitfield is 4-31.
[7:5] Reserved_1
Unused bits
[4:0] t_rtw_s_next
t rtw s next bitfield. The supported range for this bitfield is 4-31.

#### 3.3.120 t\_rtp\_next

Configures the read-to-precharge timing parameter. This determines the READ to PRECHARGE command delay applied between issued commands to the same bank.

The t\_rtp\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations


There is only one DMC configuration.

#### Attributes

Offset0x23CTypeRead-writeReset0x0000004Width32

The following figure shows the bit assignments.





The following shows the bit assignments.

```
[31:4] Reserved_1
Unused bits
```

```
[3:0] t_rtp_next
```

t\_rtp\_next bitfield. The supported range for this bitfield is 4-15.

#### 3.3.121 t\_wr\_next

Configures the tWR timing parameter. This determines the write recovery time and is used as the delay applied between the issue of a WRITE command and subsequent commands, other than WRITEs, to the same bank. This must take into account CRC timing requirements.

The t wr next register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Can be written to when in ALL states.

Configurations There is only one DMC configuration.

#### Attributes

Offset	0x244
Туре	Read-write
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



#### Figure 3-121 t wr next register bit assignments

The following shows the bit assignments.

#### [31:6] Reserved\_1

Unused bits

```
[5:0] t wr next
```

t wr next bitfield. The supported range for this bitfield is 5-63.

#### 3.3.122 t\_wtr\_next

Configures the write-to-read timing parameter, for both same chip, other bank group (tWTR s), same chip, same bank group (t WTR 1), and alternate chip (tWTR cs). These must take into account the CRC timing requirements.

The t\_wtr\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations


There is only one DMC configuration.

#### Attributes

Offset	0x248
Туре	Read-write
Reset	0x00040505
Width	32

The following figure shows the bit assignments.





The following shows the bit assignments.

[31:22] Reserved\_3 Unused bits
[21:16] t\_wtr\_cs\_next t\_wtr\_cs\_next bitfield. The supported range for this bitfield is 2-63.
[15:14] Reserved\_2 Unused bits
[13:8] t\_wtr\_l\_next t\_wtr\_l\_next bitfield. The supported range for this bitfield is 5-63.
[7:6] Reserved\_1 Unused bits

[5:0] t\_wtr\_s\_next

t\_wtr\_s\_next bitfield. The supported range for this bitfield is 5-63.

#### 3.3.123 t\_wtw\_next

Configures the write-to-write timing parameter for same chip, other bank group (t\_wtw\_s), same chip, same bank group (t\_wtw\_l), alternate chip (t\_wtw\_cs) writes. These must take into account CRC timing requirements.

The t\_wtw\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x24C Type Read-write Reset 0x00060404 Width 32

The following figure shows the bit assignments.



#### Figure 3-123 t\_wtw\_next register bit assignments

The following shows the bit assignments.

[31:25] Reserved\_4 Unused bits [24] t\_wtw\_skip\_next

Enable when using 2tck preamble to prevent transactions being spaced by  $t_wtw + 1$ .

[23:22] Reserved\_3 Unused bits
[21:16] t\_wtw\_cs\_next t\_wtw\_cs\_next bitfield. The supported range for this bitfield is 6-35.
[15:14] Reserved\_2 Unused bits
[13:8] t\_wtw\_l\_next t\_wtw\_l\_next bitfield. The supported range for this bitfield is 4-35.
[7:6] Reserved\_1 Unused bits
[5:0] t\_wtw\_s\_next t\_wtw\_s\_next bitfield. The supported range for this bitfield is 4-35.

#### 3.3.124 t\_xmpd\_next

Configures the command delay between exiting Maximum Power Down and a subsequent command to that rank.

The t\_xmpd\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

Attributes

Offset0x254TypeRead-writeReset0x000003FFWidth32

The following figure shows the bit assignments.



#### Figure 3-124 t\_xmpd\_next register bit assignments

The following shows the bit assignments.

#### [31:12] Reserved\_1

Unused bits

### [11:0] t\_xmpd\_next

t\_xmpd\_next bitfield. The supported range for this bitfield is 1-4094.

#### 3.3.125 t\_ep\_next

Configures the enter power-down timing parameter. This parameter is applied between the issue of an active or precharge power down request and subsequent commands to the same rank.

The t\_ep\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations


There is only one DMC configuration.

#### Attributes

Offset 0x258 Type Read-write

#### Reset 0x00000002 Width 32

The following figure shows the bit assignments.



#### Figure 3-125 t\_ep\_next register bit assignments

The following shows the bit assignments.

#### [31:8] Reserved\_1

Unused bits

[7:0] t\_ep\_next

t\_ep\_next bitfield. The supported range for this bitfield is 1-255.

#### 3.3.126 t\_xp\_next

Configures the exit power-down timing parameter for operations that do not require a DLL (tXP), and those that do (tXPDLL). t\_xpdll must be greater than or equal to tRCD and tCKE. t\_xp must be greater than or equal to tMPX\_S.

The t\_xp\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x25C
Туре	Read-write
Reset	0x00060002
Width	32

The following figure shows the bit assignments.

31	24 23	16 15	8	7	0
Reserved_2	t_xpdll	I_next Res	served_1	t_xp_i	next

#### Figure 3-126 t\_xp\_next register bit assignments

The following shows the bit assignments.

#### [31:24] Reserved\_2

Unused bits

#### [23:16] t\_xpdll\_next

This delay is applied for subsequent commands requiring a DLL The supported range for this bitfield is 5-255.

#### [15:8] Reserved\_1

Unused bits

#### [7:0] t\_xp\_next

This delay is applied for subsequent commands not requiring a DLL The supported range for this bitfield is 1-255.

#### 3.3.127 t esr next

Configures the enter self-refresh timing parameter. This parameter is applied between issue of an enter self-refresh request and subsequent commands to the same rank.

The t esr next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


#### **Configurations**

There is only one DMC configuration.

#### Attributes

Offset	0x260
Туре	Read-write
Reset	0x0000000E
Width	32

The following figure shows the bit assignments.



#### Figure 3-127 t\_esr\_next register bit assignments

The following shows the bit assignments.

#### [31:8] Reserved 1

```
Unused bits
```

```
[7:0] t_esr_next
```

t esr next bitfield. The supported range for this bitfield is 1-255.

#### 3.3.128 t\_xsr\_next

Configures the exit self-refresh timing parameter. This parameter is applied between the issue of an exit self-refresh request and subsequent commands to the same rank.

The t xsr next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x264
Туре	Read-write
Reset	0x05120100
Width	32

The following figure shows the bit assignments.

31	27 26		16 15	10	9		0
Reserve	ed_2	t_xsrdll_next	Reserved	1_1		t_xsr_next	

#### Figure 3-128 t\_xsr\_next register bit assignments

The following shows the bit assignments.

[31:27] Reserved\_2

Unused bits

#### [26:16] t\_xsrdll\_next

This delay is applied for subsequent commands requiring a DLL. The supported range for this bitfield is 1-2047.

#### [15:10] Reserved\_1

Unused bits

#### [9:0] t\_xsr\_next

This delay is applied for subsequent commands not requiring a DLL. The supported range for this bitfield is 1-1023.

#### 3.3.129 t\_esrck\_next

Configures the delay between entering self-refresh and disabling the DRAM clock. This parameter is applied when stopping the clock when in self-refresh and when in a maximum power-down state.

The t\_esrck\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x268 Type Read-write Reset 0x00000005 Width 32

The following figure shows the bit assignments.



Figure 3-129 t\_esrck\_next register bit assignments

The following shows the bit assignments.

#### [31:5] Reserved\_1

#### Unused bits

#### [4:0] t\_esrck\_next

t\_esrck\_next bitfield. The supported range for this bitfield is 1-31.

#### 3.3.130 t\_ckxsr\_next

Configures the delay between DRAM clock enable and exiting self-refresh. This parameter is applied when re-instating the clock when in self-refresh and when in a maximum power-down state.

The t\_ckxsr\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x26C Type Read-write

# Reset 0x0000001 Width 32




Figure 3-130 t\_ckxsr\_next register bit assignments

The following shows the bit assignments.

[31:5] Reserved\_1

Unused bits

[4:0] t\_ckxsr\_next

t\_ckxsr\_next bitfield. The supported range for this bitfield is 1-31.

#### 3.3.131 t\_cmd\_next

Configures command signalling timing.

The t\_cmd\_next register characteristics are:

Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


Configurations

There is only one DMC configuration.

#### Attributes

Offset0x270TypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-131 t\_cmd\_next register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_2

Unused bits

[11:8] t\_cal\_next

Specifies the Command Address latency at the DDR4 device. The supported range for this bitfield is 0-10.

\_\_\_\_\_ Note \_\_\_\_\_

t\_cal must be zero when you use RDIMMs.

# [7:4] Reserved\_1

Unused bits

#### [3:0] t\_cmd\_lat\_next

Specifies the number of DFI clocks after the dfi\_cs\_n signal is asserted until the associated command and address bus is driven. The supported range for this bitfield is 0-10.

#### 3.3.132 t\_parity\_next

Parity latencies t\_parinlat and t\_completion.

The t\_parity\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset0x274TypeRead-writeReset0x00000900Width32

The following figure shows the bit assignments.



#### Figure 3-132 t\_parity\_next register bit assignments

The following shows the bit assignments.

#### [31:14] Reserved\_2

Unused bits

#### [13:8] t\_completion\_next

Determines the DMC clock cycle delay between when the dfi\_cs\_n signal is asserted and the cycle in which that command can be considered complete. In programming this value, you must consider the DFI timing parameters t\_wrdata\_delay, t\_error\_resp, t\_crcmax\_lat, and t\_phyrdlatmax to ensure all have expired, where applicable, within t\_completion cycles. The supported range for this bitfield is 9-60.

#### [7:2] Reserved\_1

Unused bits

#### [1:0] t\_parin\_lat\_next

Specifies the number of DFI clocks between when the dfi\_cs\_n signal is asserted and when the associated dfi\_parity\_in signal is driven. The supported range for this bitfield is 0-3.

#### 3.3.133 t\_zqcs\_next

Configures the delay to apply following a ZQC-Short calibration command.

The t\_zqcs\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

#### Configurations


There is only one DMC configuration.

#### Attributes

Offset 0x278 Type Read-write

# Reset 0x00000040 Width 32

The following figure shows the bit assignments.



#### Figure 3-133 t\_zqcs\_next register bit assignments

The following shows the bit assignments.

#### [31:10] Reserved\_1

Unused bits

[9:0] t\_zqcs\_next

t\_zqcs\_next bitfield. The supported range for this bitfield is 2-1023.

#### 3.3.134 t\_rddata\_en\_next

Determines the time between a READ command commencing on the DFI interface, and the assertion of the dfi\_read\_en signal.

The t\_rddata\_en\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x300
Туре	Read-write
Reset	0x00000001
Width	32

The following figure shows the bit assignments.



#### Figure 3-134 t\_rddata\_en\_next register bit assignments

The following shows the bit assignments.

#### [31:21] Reserved\_3

Unused bits

#### [20:16] t\_phyrdcslat\_next

Specifies the number of DFI PHY clocks between a READ command commencing on the DFI interface (assertion of chip-select), and when the associated dfi\_rddata\_cs\_n signal is asserted. The supported range for this bitfield is 0-31.

### [15:14] Reserved\_2

Unused bits

#### [13:8] t\_rddata\_en\_diff\_next

Describes a PHY specific value useful for aligning t\_rddata\_en for a specific PHY. This value has no effect on the controller. The supported range for this bitfield is 0-40.

[7:6] Reserved\_1

Unused bits

#### [5:0] t\_rddata\_en\_next

t\_rddata\_en\_next bitfield. The supported range for this bitfield is 0-40.

#### 3.3.135 t\_phyrdlat\_next

Determines the maximum possible time between the assertion of the dfi\_read\_en signal, and the assertion of the dfi\_rddata\_valid signal by the PHY.

The t\_phyrdlat\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x304 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-135 t\_phyrdlat\_next register bit assignments

The following shows the bit assignments.

#### [31:6] Reserved\_1

Unused bits

#### [5:0] t\_phyrdlat\_next

Determines the maximum time between the assertion of the dfi\_read\_en signal and the assertion of the dfi\_rddata\_valid signal by the PHY. The supported range for this bitfield is 2-62.

#### 3.3.136 t\_phywrlat\_next

Determines the time between a WRITE command commencing on the DFI interface, and the assertion of the dfi\_wrdata\_en, dfi\_wrdata\_cs and dfi\_wrdata signals.

The t\_phywrlat\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


## Configurations

There is only one DMC configuration.

#### Attributes

Offset0x308TypeRead-writeReset0x00000001Width32

The following figure shows the bit assignments.



#### Figure 3-136 t\_phywrlat\_next register bit assignments

The following shows the bit assignments.

#### [31:25] Reserved\_4

Unused bits

#### [24] t\_phywrdata\_next

Determines the time between the assertion of the dfi\_wrdata\_en and dfi\_wrdata signals. The supported range for this bitfield is 0-1.

#### [23:21] Reserved 3

Unused bits

#### [20:16] t\_phywrcslat\_next

Specifies the number of DFI PHY clocks between when a write command is sent on the DFI control interface (dfi\_cs\_n assertion) and when the associated dfi\_wrdata\_cs\_n signal is asserted. The supported range for this bitfield is 0-31.

#### [15:13] Reserved\_2

#### Unused bits

#### [12:8] t\_phywrlat\_diff\_next

Describes the PHY specific value useful for aligning t\_phywrlat for a specific PHY. This value has no effect on the controller. The supported range for this bitfield is 0-31.

#### [7:5] Reserved\_1

Unused bits

#### [4:0] t\_phywrlat\_next

Determines the time between a WRITE command commencing on the DFI interface, and the assertion of the dfi\_wrdata\_en signal. The supported range for this bitfield is 0-31.

#### 3.3.137 rdlvl\_control\_next

Determines the DMC behavior during read training operations. See the PHY training interface section of the Integration Manual for more details on PHY training.

The rdlvl\_control\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset0x310TypeRead-writeReset0x00001080Width32

The following figure shows the bit assignments.



#### Figure 3-137 rdlvl\_control\_next register bit assignments

The following shows the bit assignments.

### [31:25] Reserved\_7

Unused bits

### [24] rdlvl\_preamble\_next

For DDR4 program to enable or disable issue of preamble training mode MRS prior to performing read leveling training.

[23:20] Reserved\_6

Unused bits

### [19:16] rdlvl\_pattern\_next

Program the value to be driven onto dfi\_lvl\_pattern during training. The DMC ignores the value. For default DFI encodings see the DFI specification [5].

### [15] Reserved\_5

### Unused bits

### [14] rdlvl\_err\_en\_next

If enabled replay commands because of dfi\_err during training.

### [13] refresh\_dur\_rdlvl\_next

Program to enable AUTOREFRESH commands to be generated during training operations. When enabled (1'b1), the DMC exits a training sequence to perform refresh.

### [12] rdlvl\_refresh\_next

Program to enable or disable issue of an AUTOREFRESH command prior to performing read leveling training.

### [11] Reserved\_4

Unused bits

### [10:9] rdlvl\_command\_ba1\_0\_next

Program the BA address to use for training commands.

### [8] Reserved\_3

Unused bits

[7:5] Reserved\_2

Unused bits

### [4] rdlvl\_setup\_next

Program the command that sets up the DRAM for read leveling training.

### [3:1] Reserved\_1

Unused bits

### [0] rdlvl\_mode\_next

Program the mode used for read leveling training.

#### 3.3.138 rdlvl mrs next

Determines the Mode Register command to use to place the DRAM into a training mode for read training, when enabled by the rdlvl control register. See the PHY interface section of the Integration Manual for more information on PHY training.

The rdlvl mrs next register characteristics are:

### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

Configurations There is only one DMC configuration.

### Attributes

Offset	0x314
Туре	Read-write
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



### Figure 3-138 rdlvl mrs next register bit assignments

The following shows the bit assignments.

### [31:13] Reserved 1

Unused bits

### [12:0] rdlvl mrs next

Program the Mode Register command the DMC uses to place the DRAM into training mode. Set address bits [2:0] for the Mode Register write to MR3.

#### 3.3.139 t\_rdlvl\_en\_next

Configures the t rdlvl en timing parameter. This specifies the cycle delay between asserting dfi rdlvl en and the first training command, and also the cycle delay between deasserting dfi rdlvl en and performing any subsequent command. It also specifies the minimum delay between training commands and refreshes during training.

The t rdlvl en next register characteristics are:

### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

Configurations There is only one DMC configuration.

### Attributes

Offset	0x318
Туре	Read-write
Reset	0x00000000
Width	32



### Figure 3-139 t\_rdlvl\_en\_next register bit assignments

The following shows the bit assignments.

[31:6] Reserved\_1 Unused bits
[5:0] t\_rdlvl\_en\_next t\_rdlvl\_en\_next bitfield. The supported range for this bitfield is 1-63.

### 3.3.140 t\_rdlvl\_rr\_next

Configures the t\_rdlvl\_rr timing parameter. This specifies the cycle delay between training commands. It also specifies the minimum delay between the last training command and deasserting dfi\_rdlvl\_en after observing dfi\_rdlvl\_resp.

The t\_rdlvl\_rr\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x31CTypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-140 t\_rdlvl\_rr\_next register bit assignments

The following shows the bit assignments.

### [31:10] Reserved\_1

Unused bits

t\_rdlvl\_rr\_next bitfield. The supported range for this bitfield is 4-1023.

### 3.3.141 wrlvl\_control\_next

Determines the DMC behavior during write training operations. See the PHY training interface section of the Integration Manual for more information on PHY training.

The wrlvl\_control\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations


There is only one DMC configuration.

### Attributes

Offset 0x320

Туре	Read-write
Reset	0x00001000
Width	32

The following figure shows the bit assignments.



### Figure 3-141 wrlvl\_control\_next register bit assignments

The following shows the bit assignments.

#### [31:20] Reserved 7

Unused bits

### [19:16] wrlvl\_pattern\_next

Program the value to be driven onto dfi\_lvl\_pattern during training. The DMC ignores the value. For default DFI encodings see the DFI specification [5]. The supported range for this bitfield is 0-15.

### [15] Reserved\_6

Unused bits

### [14] wrlvl\_err\_en\_next

If enabled replay commands because of dfi\_err during training.

### [13] refresh\_dur\_wrlvl\_next

Program to enable AUTOREFRESH commands to be generated during training operations. When enabled (1'b1), the DMC exits a training sequence to perform refresh.

### [12] wrlvl\_refresh\_next

Program to enable or disable issue of an AUTOREFRESH command prior to performing write leveling training.

### [11] Reserved\_5

### Unused bits

[10:9] Reserved\_4

## Unused bits

## [8] Reserved\_3

Unused bits

# [7:5] Reserved\_2

# Unused bits [4] wrlvl setup next

Program the command that sets up the DRAM for write leveling training.

### [3:1] Reserved\_1

Unused bits

### [0] wrlvl\_mode\_next

Program the mode used for write leveling training.

#### 3.3.142 wrlvl mrs next

Determines the Mode Register command that the DMC must use to put the DRAM into a training mode for write levelling. You enable this function with the wrlvl control Register. See the PHY training interface section of the Integration Manual for more information.

The wrlvl mrs next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


Configurations

There is only one DMC configuration.

### Attributes

Offset	0x324
Туре	Read-write
Reset	0x0000086
Width	32

The following figure shows the bit assignments.



### Figure 3-142 wrlvl mrs next register bit assignments

The following shows the bit assignments.

#### [31:13] Reserved 1

Unused bits

#### [12:0] wrlvl mrs next

Program the command the DMC uses to place the DRAM into training mode. Set address bits [12:0] for the Mode Register write to MR1.

#### 3.3.143 t\_wrlvl\_en\_next

Configures the t wrlvl en timing parameter. Specifies the cycle delay between asserting ODT for training and asserting dfi wrlvl en, the delay between asserting dfi wrlvl en and the first training command, the delay between deasserting dfi wrlvl en and de-asserting ODT, and deasserting ODT to any subsequent command. It is also used between ODT transitions and refreshes generated during training.

The t wrlvl en next register characteristics are:

#### **Usage constraints**


Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x328 Type Read-write Reset 0x00000000 Width 32



#### Figure 3-143 t\_wrlvl\_en\_next register bit assignments

The following shows the bit assignments.

[31:6] Reserved\_1 Unused bits
[5:0] t\_wrlvl\_en\_next t\_wrlvl\_en\_next bitfield. The supported range for this bitfield is 1-63.

### 3.3.144 t\_wrlvl\_ww\_next

Configures the t\_wrlvl\_ww timing parameter. Specifies the cycle delay between training commands. Also specifies the minimum delay between the last training command and de-asserting dfi\_wrlvl\_en on observing dfi\_wrlvl\_resp.

The t\_wrlvl\_ww\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x32CTypeRead-writeReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-144 t\_wrlvl\_ww\_next register bit assignments

The following shows the bit assignments.

### [31:10] Reserved\_1

### Unused bits

[9:0] t\_wrlvl\_ww\_next

t\_wrlvl\_ww\_next bitfield. The supported range for this bitfield is 1-1023.

### 3.3.145 phy\_power\_control\_next

Configures the low-power requests made to the PHY for the different channel states.

The phy\_power\_control\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations


There is only one DMC configuration.

### Attributes

Offset 0x348 Type Read-write

# Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-145 phy\_power\_control\_next register bit assignments

The following shows the bit assignments.

### [31:28] Reserved 2

Unused bits

### [27:24] lp\_wakeup\_arch\_next

Program the PHY wakeup encoding for PHY low-power requests when entering LOW-POWER architectural state. The supported range for this bitfield is 0-15.

### [23:20] lp\_wakeup\_mpd\_next

Program the PHY wakeup encoding for PHY low-power requests when in MPD. The supported range for this bitfield is 0-15.

### [19:16] lp\_wakeup\_sref\_next

Program the PHY wakeup encoding for PHY low-power requests when in self-refresh. The supported range for this bitfield is 0-15.

### [15:12] lp\_wakeup\_pd\_next

Program the PHY wakeup encoding for PHY low-power requests when powered down. The supported range for this bitfield is 0-15.

### [11:8] lp\_wakeup\_idle\_next

Program the PHY wakeup encoding for PHY low-power requests when idle. The supported range for this bitfield is 0-15.

### [7:5] Reserved\_1

Unused bits

### [4] lp\_arch\_en\_next

Program to enable or disable a PHY low-power request when entering LOW-POWER architectural state.

### [3] lp\_mpd\_en\_next

Program to enable or disable a PHY low-power request when in MPD.

### [2] lp\_sref\_en\_next

Program to enable or disable a PHY low-power request when in self-refresh.

### [1] lp\_pd\_en\_next

Program to enable or disable a PHY low-power request when in power down.

### [0] lp\_idle\_en\_next

Program to enable or disable a PHY low-power request when idle.

#### 3.3.146 t lpresp next

Configures the minimum cycle delay to apply for PHY low-power handshakes.

The t lpresp next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x34C
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-146 t\_lpresp\_next register bit assignments

The following shows the bit assignments.

### [31:3] Reserved 1

# Unused bits

## [2:0] t lpresp next

The DMC waits a minimum t lpresp cycles after asserting a PHY low power request before deasserting the request and resuming other commands. Zero means wait for dfi lp ack. The supported range for this bitfield is 0-7.

#### phy\_update\_control\_next 3.3.147

Configures the update mechanism to use in response to PHY training requests.

The phy update control next register characteristics are:


### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

Configurations There is only one DMC configuration.

### Attributes

Offset	0x350
Туре	Read-write
Reset	0x0FE00000
Width	32



### Figure 3-147 phy\_update\_control\_next register bit assignments

The following shows the bit assignments.

### [31:29] Reserved 5

Unused bits

#### [28] phyupd\_mode\_next

Configures the DMC behavior in response to dfi phyupd req being asserted.

### [27:21] t\_ctrlupd\_min\_next

Sets the number of cycles the DMC waits for acknowledgment of a cltrupd\_req before deasserting the request and continuing normal operation. A value of 0x0 indicates the DMC must always wait for an acknowledgment before proceeding. The supported range for this bitfield is 0-127.

### [20] ctrlupd\_after\_xsref\_next

Program to enable an automatic DMC-initiated PHY update request after exiting self-refresh

#### [19:16] ctrlupd\_after\_n\_ref\_next

Program to enable an automatic DMC-initiated PHY update request after every n AUTOREFRESH commands. Zero disables the functionality. One is RESERVED

### [15:14] Reserved\_4

Unused bits

#### [13:12] phyupd\_type\_11\_next

Program the required response to PHY update requests of type 11.

- [11:10] Reserved\_3
- Unused bits

### [9:8] phyupd\_type\_10\_next

Program the required response to PHY update requests of type 10.

- [7:6] Reserved\_2
  - Unused bits

### [5:4] phyupd\_type\_01\_next

Program the required response to PHY update requests of type 01.

- [3:2] Reserved\_1
  - Unused bits

### [1:0] phyupd\_type\_00\_next

Program the required response to PHY update requests of type 00.

### 3.3.148 odt\_timing\_next

Configures the ODT on and off timing.

The odt\_timing\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x358
Туре	Read-write
Reset	0x06000600
Width	32

The following figure shows the bit assignments.



### Figure 3-148 odt\_timing\_next register bit assignments

The following shows the bit assignments.

#### [31:29] Reserved\_4

Unused bits

### [28:24] t\_odt\_off\_rd\_next

Time from cs assertion to ODT being deasserted for read. The supported range for this bitfield is 2-31.

#### [23:21] Reserved\_3

Unused bits

### [20:16] t\_odt\_on\_rd\_next

Time from cs assertion to ODT being asserted for read. The supported range for this bitfield is 0-29.

### [15:13] Reserved\_2

Unused bits

### [12:8] t\_odt\_off\_wr\_next

Time from cs assertion to ODT being deasserted for write. The supported range for this bitfield is 2-31.

### [7:5] Reserved\_1

Unused bits

### [4:0] t\_odt\_on\_wr\_next

Time from cs assertion to ODT being asserted for write. The supported range for this bitfield is 0-29.

### 3.3.149 odt\_wr\_control\_31\_00\_next

Configures the ODT on and off settings for active and inactive ranks during writes.

The odt\_wr\_control\_31\_00\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x360
Туре	Read-write
Reset	0x08040201
Width	32

The following figure shows the bit assignments.



### Figure 3-149 odt\_wr\_control\_31\_00\_next register bit assignments

The following shows the bit assignments.

### [31:24] odt\_mask\_wr\_cs3\_next

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 3. The supported range for this bitfield is 0-255.

### [23:16] odt\_mask\_wr\_cs2\_next

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 2. The supported range for this bitfield is 0-255.

### [15:8] odt\_mask\_wr\_cs1\_next

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 1. The supported range for this bitfield is 0-255.

### [7:0] odt\_mask\_wr\_cs0\_next

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 0. The supported range for this bitfield is 0-255.

### 3.3.150 odt\_wr\_control\_63\_32\_next

Configures the ODT on and off settings for active and inactive ranks during writes.

The odt\_wr\_control\_63\_32\_next register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x364
Туре	Read-write
Reset	0x80402010
Width	32



#### Figure 3-150 odt\_wr\_control\_63\_32\_next register bit assignments

The following shows the bit assignments.

### [31:24] odt\_mask\_wr\_cs7\_next

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 7. The supported range for this bitfield is 0-255.

### [23:16] odt\_mask\_wr\_cs6\_next

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 6. The supported range for this bitfield is 0-255.

[15:8] odt\_mask\_wr\_cs5\_next

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 5. The supported range for this bitfield is 0-255.

### [7:0] odt\_mask\_wr\_cs4\_next

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 4. The supported range for this bitfield is 0-255.

### 3.3.151 odt\_rd\_control\_31\_00\_next

Configures the ODT on and off settings for active and inactive ranks during reads.

The odt\_rd\_control\_31\_00\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x368 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-151 odt\_rd\_control\_31\_00\_next register bit assignments

The following shows the bit assignments.

### [31:24] odt\_mask\_rd\_cs3\_next

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 3. The supported range for this bitfield is 0-255.

### [23:16] odt\_mask\_rd\_cs2\_next

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 2. The supported range for this bitfield is 0-255.

### [15:8] odt\_mask\_rd\_cs1\_next

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 1. The supported range for this bitfield is 0-255.

### [7:0] odt\_mask\_rd\_cs0\_next

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 0. The supported range for this bitfield is 0-255.

### 3.3.152 odt\_rd\_control\_63\_32\_next

Configures the ODT on and off settings for active and inactive ranks during reads.

The odt\_rd\_control\_63\_32\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x36C Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-152 odt\_rd\_control\_63\_32\_next register bit assignments

The following shows the bit assignments.

### [31:24] odt\_mask\_rd\_cs7\_next

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 7. The supported range for this bitfield is 0-255.

### [23:16] odt\_mask\_rd\_cs6\_next

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 6. The supported range for this bitfield is 0-255.

### [15:8] odt\_mask\_rd\_cs5\_next

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 5. The supported range for this bitfield is 0-255.

### [7:0] odt\_mask\_rd\_cs4\_next

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 4. The supported range for this bitfield is 0-255.

### 3.3.153 temperature\_readout

Holds the status of the temperature information. Reading the register returns the current temperature from the most recent automated temperature poll.

The temperature\_readout register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.

#### Configurations


There is only one DMC configuration.

### Attributes

Offset	0x370
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.





#### Figure 3-153 temperature\_readout register bit assignments

The following shows the bit assignments.

Ì	[31]	Reserved	8
	311	<b>Neserveu</b>	- 0

Unused bits

#### [30] rank7 temperature status

The current status of the returned value for this rank.

[29:28] rank7\_temperature

The latest value of the multipurpose register for this rank.

- [27] Reserved\_7
  - Unused bits

#### [26] rank6\_temperature\_status

The current status of the returned value for this rank.

[25:24] rank6\_temperature

The latest value of the multipurpose register for this rank.

- [23] Reserved\_6
  - Unused bits

[22] ran	k5_temperature_status
	The current status of the returned value for this rank.
[21:20]	rank5_temperature
	The latest value of the multipurpose register for this rank.
[19] Res	served 5
	Unused bits
[18] ran	k4_temperature_status
	The current status of the returned value for this rank.
[17:16]	rank4 temperature
	The latest value of the multipurpose register for this rank.
[15] Res	served 4
	Unused bits
[14] ran	k3_temperature_status
	The current status of the returned value for this rank.
[13:12]	rank3_temperature
. ,	The latest value of the multipurpose register for this rank.
[11] Res	served_3
	Unused bits
[10] ran	k2 temperature status
	The current status of the returned value for this rank.
[9:8] rai	nk2 temperature
	The latest value of the multipurpose register for this rank.
[7] Rese	rved 2
	Unused bits
[6] rank	1 temperature status
	The current status of the returned value for this rank.
[5:4] rai	nk1_temperature
	The latest value of the multipurpose register for this rank.
[3] Rese	
	Unused bits
[2] rank	0 temperature status
	The current status of the returned value for this rank.
[1:0] ra	nk0 temperature
	The latest value of the multipurpose register for this rank.
ning_sta	atus
Shows in	nformation relating to the training request status of the DMC.

The training\_status register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.

# Configurations

There is only one DMC configuration.

### Attributes

Offset	0x378
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

3.3.154

31	24	23	16	15	8	7	0		
phy_trainin	g_chip	rdlvl_training	g_chip			wrlvl_trainin	g_chip		
								ابرالمیں	-

- rdlvl\_gate\_training\_chip

#### Figure 3-154 training\_status register bit assignments

The following shows the bit assignments.

### [31:24] phy\_training\_chip

One bit per rank indicating that the PHY has an outstanding request for PHY training on the indicated DRAM rank.

### [23:16] rdlvl\_training\_chip

One bit per rank indicating that the PHY has an outstanding request for rdlvl gate training on the indicated DRAM rank.

### [15:8] rdlvl\_gate\_training\_chip

Waiting for rdlvl gate training on the indicated DRAM rank.

### [7:0] wrlvl\_training\_chip

One bit per rank indicating that the PHY has an outstanding request for wrlvl training on the indicated DRAM rank.

### 3.3.155 update\_status

Shows information relating to the update request status of the DMC.

The update\_status register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be changed.


### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x37C Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-155 update\_status register bit assignments

```
[31:3] Reserved_1
Unused bits
[2:1] phyupd_type
Indicates the type of the PHY update request.
[0] phyupd_req
Indicates that the PHY has an outstanding request for an update.
```

### 3.3.156 dq\_map\_control\_15\_00\_next

Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to each rank. Program the DQ Map Index retrieved from the SPD for each nibble into the corresponding register in the DMC for correct CRC operation.

The dq\_map\_control\_15\_00\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes


 Offset
 0x380


 Type
 Read-write

 Reset
 0x0000000

 Width
 32

The following figure shows the bit assignments.





The following shows the bit assignments.

[31:30] Reserved_4
Unused bits
[29:24] dq_map_15_12_next
Controls DQ mapping for bits [15:12] of the DQ bus.
[23:22] Reserved_3
Unused bits
[21:16] dq_map_11_8_next
Controls DQ mapping for bits [11:8] of the DQ bus.
[15:14] Reserved_2
Unused bits
[13:8] dq_map_7_4_next
Controls DQ mapping for bits [7:4] of the DQ bus.
[7:6] Reserved_1
Unused bits
[5:0] dq_map_3_0_next
Controls DQ mapping for bits [3:0] of the DQ bus.

### 3.3.157 dq\_map\_control\_31\_16\_next

Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to each rank. Program the DQ Map

Index retrieved from the SPD for each nibble into the corresponding register in the DMC for correct CRC operation.

The dq\_map\_control\_31\_16\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### **Configurations** There is only one DMC configuration.

### Attributes

Offset	0x384
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.




Figure 3-157 dq\_map\_control\_31\_16\_next register bit assignments

The following shows the bit assignments.

[31:30] Reserved_4
Unused bits
[29:24] dq_map_31_28_next
Controls DQ mapping for bits [31:28] of the DQ bus.
[23:22] Reserved_3
Unused bits
[21:16] dq_map_27_24_next
Controls DQ mapping for bits [27:24] of the DQ bus.
[15:14] Reserved_2
Unused bits
[13:8] dq_map_23_20_next
Controls DQ mapping for bits [23:20] of the DQ bus.
[7:6] Reserved_1
Unused bits
[5:0] dq_map_19_16_next
Controls DQ mapping for bits [19:16] of the DQ bus.

### 3.3.158 dq\_map\_control\_47\_32\_next

Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to each rank. Program the DQ Map Index retrieved from the SPD for each nibble into the corresponding register in the DMC for correct CRC operation.

The dq\_map\_control\_47\_32\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x388
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-158 dq\_map\_control\_47\_32\_next register bit assignments

The following shows the bit assignments.

```
[31:30] Reserved 4
        Unused bits
[29:24] dq map 47 44 next
        Controls DQ mapping for bits [47:44] of the DQ bus.
[23:22] Reserved 3
        Unused bits
[21:16] dq map 43 40 next
        Controls DQ mapping for bits [43:40] of the DQ bus.
[15:14] Reserved 2
        Unused bits
[13:8] dq map 39 36 next
        Controls DO mapping for bits [39:36] of the DO bus.
[7:6] Reserved 1
        Unused bits
[5:0] dq_map_35_32 next
        Controls DQ mapping for bits [35:32] of the DQ bus.
```

### 3.3.159 dq\_map\_control\_63\_48\_next

Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to each rank. Program the DQ Map Index retrieved from the SPD for each nibble into the corresponding register in the DMC for correct CRC operation.

The dq\_map\_control\_63\_48\_next register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x38C
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.





The following shows the bit assignments.

[31:30] Reserved_4
Unused bits
[29:24] dq_map_63_60_next
Controls DQ mapping for bits [63:60] of the DQ bus.
[23:22] Reserved_3
Unused bits
[21:16] dq_map_59_56_next
Controls DQ mapping for bits [59:56] of the DQ bus.
[15:14] Reserved_2
Unused bits
[13:8] dq_map_55_52_next
Controls DQ mapping for bits [55:52] of the DQ bus.
[7:6] Reserved_1
Unused bits
[5:0] dq_map_51_48_next
Controls DQ mapping for bits [51:48] of the DQ bus.

### 3.3.160 dq\_map\_control\_71\_64\_next

Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to each rank. Program the DQ Map Index retrieved from the SPD for DIMM Check Bits bus into this register in the DMC for correct CRC operation.

The dq\_map\_control\_71\_64\_next register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.


### **Configurations** There is only one DMC configuration.

### Attributes

Offset 0x390 Type Read-write

# Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-160 dq\_map\_control\_71\_64\_next register bit assignments

The following shows the bit assignments.

#### [31:24] Reserved 3

Unused bits

### [23:16] rank\_dq\_bit\_swap\_next

Each bit determines if the DQ bus has bit swapping as per the DDR4 RDIMM Design Specification applied to the corresponding rank. Normally, this bit must be set high for odd physical ranks.

## [15:14] Reserved\_2

Unused bits

### [13:8] dq\_map\_71\_68\_next

Controls DQ mapping for bits [71:68] of the DQ bus. This corresponds to CB [7:4] on the DIMM.

[7:6] Reserved\_1

Unused bits

### [5:0] dq\_map\_67\_64\_next

Controls DQ mapping for bits [67:64] of the DQ bus. This corresponds to CB [3:0] on the DIMM.

### 3.3.161 rank\_status

Shows the current status of geardown, MPD and CAL.

The rank\_status register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x398TypeRead-onlyReset0x0000000Width32




Figure 3-161 rank\_status register bit assignments

The following shows the bit assignments.

[31:24] Reserved\_1
Unused bits
[23:16] m0\_rank\_cal\_mode
One-bit per rank indicating if the rank is in CAL mode

#### [15:8] m0 rank mpd mode

One-bit per rank indicating if the rank is in MPD mode

### [7:0] m0\_rank\_geardown\_mode

One-bit per rank indicating if the rank is in geardown mode

### 3.3.162 mode\_change\_status

Shows the current status of the sequence that is currently being processed.

The mode\_change\_status register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be changed.


Configurations

There is only one DMC configuration.

### Attributes

Offset0x39CTypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-162 mode\_change\_status register bit assignments

The following shows the bit assignments.

### [31:18] Reserved\_3

Unused bits

### [17:16] m0\_mode\_change\_seq

The sequence position the mode change is performing.

### [15:12] Reserved\_2

### Unused bits

### [11:4] m0\_mode\_change\_ranks

One-bit per rank indicating the ranks being targetted by the command.

[3] Reserved\_1
 Unused bits
 [2:0] m0\_mode\_change\_cmd
 The command being performed.

### 3.3.163 user\_status

Shows the value of the input user\_status signals.

The user\_status register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.

# Configurations

There is only one DMC configuration.

### Attributes

Offset0x400TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.

31					0
		l	user_status		

### Figure 3-163 user\_status register bit assignments

The following shows the bit assignments.

### [31:0] user status

user\_status bitfield.

### 3.3.164 user\_config0\_next

Drives the output user\_config0 signal.

The user\_config0\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x408
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-164 user\_config0\_next register bit assignments

### [31:0] user\_config0\_next

user\_config0\_next bitfield.

### 3.3.165 user\_config1\_next

Drives the output user\_config1 signal.

The user\_config1\_next register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset0x40CTypeRead-writeReset0x0000000Width32

The following figure shows the bit assignments.



### Figure 3-165 user\_config1\_next register bit assignments

The following shows the bit assignments.

#### [31:0] user\_config1\_next

user\_config1\_next bitfield.

### 3.3.166 user\_config2

Drives the output user\_config2 signal.

The user\_config2 register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x410
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31								0
			u	ser_config2				
user_connig2								

### Figure 3-166 user\_config2 register bit assignments

The following shows the bit assignments.

[31:0] user\_config2 user\_config2 bitfield.

### 3.3.167 user\_config3

Drives the output user\_config3 signal.

The user\_config3 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Can be written to when in ALL states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x414
Туре	Read-write
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-167 user\_config3 register bit assignments

The following shows the bit assignments.

### [31:0] user\_config3

user\_config3 bitfield.

### 3.3.168 interrupt\_control

Configures interrupt behavior.

The interrupt\_control register characteristics are:

### Usage constraints


Can be read from when in ALL states. Can be written to when in ALL states.

# Configurations

There is only one DMC configuration.

### Attributes

Offset	0x500
Туре	Read-write
Reset	0x00000000
Width	32



### Figure 3-168 interrupt\_control register bit assignments

The following shows the bit assignments.

[31:10] Reserved 1 Unused bits [9] phy request int en Program to enable or disable the PHY request interrupt. [8] arch fsm int en Program to enable or disable the architectural fsm interrupt. [7] temperature event int en Program to enable or disable the temperature event interrupt. [6] link err int en Program to enable or disable the link error interrupt. [5] failed prog int en Program to enable or disable the failed programmer's access interrupt. [4] failed access int en Program to enable or disable the failed system access interrupt. [3] dram ecc errd int en Program to enable or disable the dram uncorrected error interrupt. [2] dram ecc errc int en Program to enable or disable the dram corrected error interrupt. [1] ram ecc errd int en Program to enable or disable the ram uncorrected error interrupt. [0] ram ecc errc int en Program to enable or disable the ram corrected error interrupt.

### 3.3.169 interrupt\_clr

Clear register for interrupts.

The interrupt\_clr register characteristics are:

### **Usage constraints**

Cannot be read from. Can be written to when in ALL states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x508
Туре	Write-only
Reset	0x00000000
Width	32




Figure 3-169 interrupt\_clr register bit assignments

The following shows the bit assignments.

[31:10] Reserved_1
Unused bits
[9] phy_request_int_clr
Program to clear the PHY request interrupt.
[8] arch_fsm_int_clr
Program to clear the architectural fsm interrupt.
[7] temperature_event_int_clr
Program to clear the temperature event interrupt.
[6] link_err_int_clr
Program to clear the link error interrupt.
[5] failed_prog_int_clr
Program to clear the failed programmer's access interrupt.
[4] failed_access_int_clr
Program to clear the failed system access interrupt.
[3] dram_ecc_errd_int_clr
Program to clear the dram uncorrected error interrupt.
[2] dram_ecc_errc_int_clr
Program to clear the dram corrected error interrupt.
[1] ram_ecc_errd_int_clr
Program to clear the ram uncorrected error interrupt.
[0] ram_ecc_errc_int_clr
Program to clear the ram corrected error interrupt.

#### 3.3.170 interrupt\_status

Status register for interrupts (pre-mask).

The interrupt\_status register characteristics are:

### Usage constraints


Can be read from when in ALL states. Cannot be changed.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x510
Туре	Read-only
Reset	0x00000000
Width	32



### Figure 3-170 interrupt\_status register bit assignments

[31:26] Reserved_2
Unused bits
[25] phy_request_int_overflow_status
Shows the status of the PHY request interrupt overflow.
[24] arch_fsm_int_overflow_status
Shows the status of the architectural fsm interrupt overflow.
[23] temperature_event_int_overflow_status
Shows the status of the link failure interrupt overflow.
[22] link_err_int_overflow_status
Shows the status of the link error interrupt overflow.
[21] failed_prog_int_overflow_status
Shows the status of the failed programmer's access interrupt overflow.
[20] failed_access_int_overflow_status
Shows the status of the failed system access interrupt overflow.
[19] dram_ecc_errd_int_overflow_status
Shows the status of the DRAM uncorrected error interrupt overflow.
[18] dram_ecc_errc_int_overflow_status
Shows the status of the DRAM corrected error interrupt overflow.
[17] ram_ecc_errd_int_overflow_status
Shows the status of the RAM uncorrected error interrupt overflow.
[16] ram_ecc_errc_int_overflow_status
Shows the status of the RAM corrected error interrupt overflow.
[15:10] Reserved_1
Unused bits
[9] phy_request_int_status
Shows the status of the PHY request interrupt.
[8] arch_fsm_int_status
Shows the status of the architectural fsm interrupt.
[7] temperature_event_int_status
Shows the status of the temperature event interrupt.

[6] link_err_int_status
Shows the status of the link error interrupt.
[5] failed_prog_int_status
Shows the status of the failed programmer's access interrupt.
[4] failed_access_int_status
Shows the status of the failed system access interrupt.
[3] dram_ecc_errd_int_status
Shows the status of the DRAM uncorrected error interrupt.
[2] dram_ecc_errc_int_status
Shows the status of the DRAM corrected error interrupt.
[1] ram_ecc_errd_int_status
Shows the status of the RAM uncorrected error interrupt.
[0] ram_ecc_errc_int_status
Shows the status of the RAM corrected error interrupt.
_ecc_errc_int_info_31_00

#### 3.3.171 ram

Shows information relating to the interrupt

The ram ecc errc int info 31 00 register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be changed.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x518 Type Read-only Reset 0x00000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-171 ram\_ecc\_errc\_int\_info\_31\_00 register bit assignments

The following shows the bit assignments.

### [31:29] ram ecc errc int info rank

- Rank.
- [28:11] ram\_ecc\_errc\_int\_info\_row Row.
- [10:1] ram\_ecc\_errc\_int\_info\_column Column.

### [0] ram ecc errc int info 30 00 valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. 1 indicates it is valid and that no overflow has occurred.

### 3.3.172 ram\_ecc\_errc\_int\_info\_63\_32

Shows information relating to the interrupt

The ram\_ecc\_errc\_int\_info\_63\_32 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.


### Configurations

There is only one DMC configuration.

### Attributes

Offset0x51CTypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-172 ram\_ecc\_errc\_int\_info\_63\_32 register bit assignments

The following shows the bit assignments.

### [31] ram\_ecc\_errc\_int\_info\_61\_31\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. 1 indicates it is valid and that no overflow has occurred.

#### [30:11] Reserved\_1

Unused bits

[10:4] ram\_ecc\_errc\_int\_info\_dbid

Data Buffer ID.

[3:0] ram\_ecc\_errc\_int\_info\_bank

Bank.

### 3.3.173 ram\_ecc\_errd\_int\_info\_31\_00

Shows information relating to the interrupt

The ram\_ecc\_errd\_int\_info\_31\_00 register characteristics are:

### Usage constraints


Can be read from when in ALL states. Cannot be changed.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x520 Type Read-only Reset 0x0000000 Width 32



### Figure 3-173 ram\_ecc\_errd\_int\_info\_31\_00 register bit assignments

The following shows the bit assignments.

### [31:29] ram\_ecc\_errd\_int\_info\_rank

Rank.

#### [28:11] ram\_ecc\_errd\_int\_info\_row Row.

### [10:1] ram\_ecc\_errd\_int\_info\_column Column.

### [0] ram ecc errd int info 30 00 valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

### 3.3.174 ram\_ecc\_errd\_int\_info\_63\_32

Shows information relating to the interrupt

The ram\_ecc\_errd\_int\_info\_63\_32 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.


## Configurations

There is only one DMC configuration.

### Attributes

Offset 0x524 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-174 ram\_ecc\_errd\_int\_info\_63\_32 register bit assignments

The following shows the bit assignments.

### [31] ram\_ecc\_errd\_int\_info\_61\_31\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

### [30:11] Reserved 1

Unused bits

[10:4] ram ecc errd int info dbid

Data Buffer ID.

[3:0] ram\_ecc\_errd\_int\_info\_bank Bank

### 3.3.175 dram\_ecc\_errc\_int\_info\_31\_00

Shows information relating to the interrupt

The dram\_ecc\_errc\_int\_info\_31\_00 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x528TypeRead-onlyReset0x0000000Width32

The following figure shows the bit assignments.

31	29 28				11 10		1	0		
		dram_ecc_e	errc_int_info	_row						
								_ dram_ecc_e	errc_int_info_3 errc_int_info_c errc_int_info_ra	olumn

### Figure 3-175 dram\_ecc\_errc\_int\_info\_31\_00 register bit assignments

The following shows the bit assignments.

### [31:29] dram\_ecc\_errc\_int\_info\_rank

- Rank.
- [28:11] dram\_ecc\_errc\_int\_info\_row
  - Row.

### [10:1] dram\_ecc\_errc\_int\_info\_column Column.

### [0] dram\_ecc\_errc\_int\_info\_30\_00\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

### 3.3.176 dram\_ecc\_errc\_int\_info\_63\_32

Shows information relating to the interrupt

The dram\_ecc\_errc\_int\_info\_63\_32 register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be changed.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x52CTypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.

31 30	28 27	24	23				4	3	0	
				dram_ecc_err	c_int_info_e	err_loc				
			•							dram_ecc_errc_int_info_bank dram_ecc_errc_int_info_err_loc_va
										Reserved_1 dram_ecc_errc_int_info_61_31_val

### Figure 3-176 dram\_ecc\_errc\_int\_info\_63\_32 register bit assignments

The following shows the bit assignments.

#### [31] dram\_ecc\_errc\_int\_info\_61\_31\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. 1 indicates it is valid and that no overflow has occurred.

- [30:28] Reserved 1
  - Unused bits
- [27:24] dram\_ecc\_errc\_int\_info\_err\_loc\_valid Error location valid.

### [23:4] dram ecc errc int info err loc

Error location containing 4 sets of 5-bit nibble locations indicating which of the 18 possible nibble locations (0..17) each error was found in.

### [3:0] dram\_ecc\_errc\_int\_info\_bank

Bank.

### 3.3.177 dram\_ecc\_errd\_int\_info\_31\_00

Shows information relating to the interrupt

The dram\_ecc\_errd\_int\_info\_31\_00 register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be changed.


### Configurations

There is only one DMC configuration.

### Attributes

Offset0x530TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-177 dram\_ecc\_errd\_int\_info\_31\_00 register bit assignments

The following shows the bit assignments.

### [31:29] dram\_ecc\_errd\_int\_info\_rank Rank.

### [28:11] dram\_ecc\_errd\_int\_info\_row

Row.

#### [10:1] dram\_ecc\_errd\_int\_info\_column Column.

### [0] dram ecc errd int info 30 00 valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

### 3.3.178 dram\_ecc\_errd\_int\_info\_63\_32

Shows information relating to the interrupt

The dram\_ecc\_errd\_int\_info\_63\_32 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.


### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x534 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-178 dram\_ecc\_errd\_int\_info\_63\_32 register bit assignments

The following shows the bit assignments.

### [31] dram\_ecc\_errd\_int\_info\_61\_31\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

[30:4] Reserved\_1

### Unused bits

[3:0] dram\_ecc\_errd\_int\_info\_bank

Bank.

### 3.3.179 failed\_access\_int\_info\_31\_00

Shows information relating to the interrupt

The failed\_access\_int\_info\_31\_00 register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be changed.

### Configurations


There is only one DMC configuration.

### Attributes

Offset 0x538 Type Read-only

# Reset 0x0000000 Width 32

The following figure shows the bit assignments.



### Figure 3-179 failed\_access\_int\_info\_31\_00 register bit assignments

The following shows the bit assignments.

### [31:23] Reserved\_1

Unused bits

- [22] failed\_access\_int\_info\_rank\_masked
  - Access to a masked rank.
- [21] failed\_access\_int\_info\_unmapped

Access to an unmapped (reserved) system address location.

[20] failed\_access\_int\_tz\_fail

Access failed the security checks of the matching regions

### [19] failed\_access\_int\_info\_outside\_default

Access to a memory address location greater than the maximum address of the default region

### [18:10] failed\_access\_int\_info\_source\_region

Address region of the failed access. The lower 8 bits map to address regions 0 to 7. The upper bit maps to the default region.

[9] failed\_access\_int\_info\_write

Direction of the failed access. When HIGH the access is a write.

### [8] failed\_access\_int\_info\_ns

Security setting of the failed access. When HIGH the access is Non-secure.

- [7:1] failed\_access\_int\_info\_source\_id
- Source ID of the failed access

### [0] failed\_access\_int\_info\_30\_00\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

### 3.3.180 failed\_access\_int\_info\_63\_32

Shows information relating to the interrupt

The failed\_access\_int\_info\_63\_32 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.

### Configurations


There is only one DMC configuration.

### Attributes

Offset 0x53C

TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-180 failed\_access\_int\_info\_63\_32 register bit assignments

The following shows the bit assignments.

### [31] failed\_access\_int\_info\_61\_31\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

[30:0] Reserved 1

Unused bits

### 3.3.181 failed\_prog\_int\_info\_31\_00

Shows information relating to the interrupt

The failed\_prog\_int\_info\_31\_00 register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be changed.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x540
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



L failed\_prog\_int\_info\_30\_00\_valid

#### Figure 3-181 failed\_prog\_int\_info\_31\_00 register bit assignments

The following shows the bit assignments.

```
[31:14] Reserved_1
Unused bits
[13:1] failed_prog_int_info_address
Register address (paddr[12:0]).
[0] failed_prog_int_info_30_00_valid
```

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

## 3.3.182 failed\_prog\_int\_info\_63\_32

Shows information relating to the interrupt

The failed\_prog\_int\_info\_63\_32 register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be changed.

## Configurations

There is only one DMC configuration.

## Attributes

Offset0x544TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



failed\_prog\_int\_info\_61\_31\_valid

## Figure 3-182 failed\_prog\_int\_info\_63\_32 register bit assignments

The following shows the bit assignments.

## [31] failed\_prog\_int\_info\_61\_31\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

#### [30:0] Reserved\_1

Unused bits

## 3.3.183 link\_err\_int\_info\_31\_00

Shows information relating to the interrupt

The link\_err\_int\_info\_31\_00 register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be changed.

# Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x548
Туре	Read-only
Reset	0x00000000
Width	32



#### Figure 3-183 link\_err\_int\_info\_31\_00 register bit assignments

The following shows the bit assignments.

#### [31:7] Reserved\_1

Unused bits

## [6] link\_err\_int\_info\_alert\_n

Returns the value sent on the dfi\_alert\_n signal.

## [5] link\_err\_int\_info\_err

Returns the value sent on the dfi\_err signal.

#### [4:1] link\_err\_int\_info

For a dfi\_err error, returns the corresponding value sent on dfi\_err\_info. For all other errors it is not used.

## [0] link\_err\_int\_info\_30\_00\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

## 3.3.184 link\_err\_int\_info\_63\_32

Shows information relating to the interrupt

The link\_err\_int\_info\_63\_32 register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be changed.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x54C Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.

31 30	)					0	
			Reserve	ed_1			
							link_err_int_info_61_31_valid

## Figure 3-184 link\_err\_int\_info\_63\_32 register bit assignments

The following shows the bit assignments.

## [31] link\_err\_int\_info\_61\_31\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

## [30:0] Reserved\_1

Unused bits

## 3.3.185 arch\_fsm\_int\_info\_31\_00

Shows information relating to the interrupt

The arch\_fsm\_int\_info\_31\_00 register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be changed.


## Configurations

There is only one DMC configuration.

## Attributes

Offset0x550TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



## Figure 3-185 arch\_fsm\_int\_info\_31\_00 register bit assignments

The following shows the bit assignments.

## [31:3] Reserved\_1

Unused bits

[2] arch\_fsm\_int\_info\_mgr\_dci\_failed

A direct command in a previous sequence has failed.

## [1] arch\_fsm\_int\_info\_aborted

Signals that the transition completed cleanly or was aborted.

## [0] arch\_fsm\_int\_info\_30\_00\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

## 3.3.186 arch\_fsm\_int\_info\_63\_32

Shows information relating to the interrupt

The arch\_fsm\_int\_info\_63\_32 register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be changed.

## Configurations

There is only one DMC configuration.

## Attributes

Offset 0x554 Type Read-only Reset 0x0000000 Width 32

31	30				0		
			Reserved_1				
L					a	rch_fsm_int_info	_61_31_valid

#### Figure 3-186 arch\_fsm\_int\_info\_63\_32 register bit assignments

The following shows the bit assignments.

## [31] arch\_fsm\_int\_info\_61\_31\_valid

Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.

#### [30:0] Reserved 1

Unused bits

## 3.3.187 integ\_cfg

Integration test register to enable integration test mode.

The integ\_cfg register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Can be written to when in CONFIG or LOW-POWER states.


# Configurations

There is only one DMC configuration.

## Attributes

Offset 0xE00 Type Read-write Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-187 integ\_cfg register bit assignments

The following shows the bit assignments.

## [31:1] Reserved\_1

Unused bits

## [0] integ\_test\_en

integ\_test\_en bitfield. The supported range for this bitfield is 0-1.

## 3.3.188 integ\_outputs

Drives the value of outputs when in integration test mode.

The integ\_outputs register characteristics are:

#### Usage constraints

Cannot be read from. Can be written to when in CONFIG or LOW-POWER states.

# Configurations

There is only one DMC configuration.

## Attributes

Offset	0×E08
Туре	Write-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0	
			<ul> <li>ram_ecc_errc_int_integ</li> <li>ram_ecc_errc_oflow_integ</li> <li>ram_ecc_errd_int_integ</li> <li>ram_ecc_errc_oflow_integ</li> <li>dram_ecc_errc_int_integ</li> <li>dram_ecc_errd_oflow_integ</li> <li>dram_ecc_errd_oflow_integ</li> <li>dram_ecc_errd_oflow_integ</li> <li>dram_ecc_errd_oflow_integ</li> <li>failed_access_int_integ</li> <li>failed_prog_oflow_integ</li> <li>link_err_oflow_integ</li> <li>arch_fsm_int_integ</li> <li>arch_fsm_oflow_integ</li> <li>direct_crd_event_out1_integ</li> <li>direct_crd_event_out2_integ</li> <li>direct_crd_event_out3_integ</li> <li>scrub_event_out4_integ</li> <li>scrub_event_out7_integ</li> <li>scrub_event_out7_integ</li> </ul>

## Figure 3-188 integ\_outputs register bit assignments

The following shows the bit assignments.

[31] scrub\_event\_out7\_integ scrub\_event\_out7\_integ bitfield.
[30] scrub\_event\_out6\_integ scrub\_event\_out6\_integ bitfield.
[29] scrub\_event\_out5\_integ scrub\_event\_out5\_integ bitfield.
[28] scrub\_event\_out4\_integ scrub\_event\_out4\_integ bitfield.
[27] scrub\_event\_out3\_integ bitfield.

[26] scrub event out2 integ scrub\_event\_out2\_integ bitfield. [25] scrub event out1 integ scrub event out1 integ bitfield. [24] scrub event out0 integ scrub event out0 integ bitfield. [23] direct cmd event out3 integ direct cmd event out3 integ bitfield. [22] direct cmd event out2 integ direct cmd event out2 integ bitfield. [21] direct cmd event out1 integ direct cmd event out1 integ bitfield. [20] direct cmd event out0 integ direct cmd event out0 integ bitfield. [19] phy request oflow integ phy request oflow integ bitfield. [18] phy request int integ phy request int integ bitfield. [17] arch fsm oflow integ arch fsm oflow integ bitfield. [16] arch fsm int integ arch fsm int integ bitfield. [15] temperature event oflow integ temperature event oflow integ bitfield. [14] temperature event int integ temperature event int integ bitfield. [13] link err oflow integ link err oflow integ bitfield. [12] link err int integ link err int integ bitfield. [11] failed prog oflow integ failed prog oflow integ bitfield. [10] failed prog int integ failed prog int integ bitfield. [9] failed access oflow integ failed access oflow integ bitfield. [8] failed access int integ failed access int integ bitfield. [7] dram ecc errd oflow integ dram ecc errd oflow integ bitfield. [6] dram ecc errd int integ dram ecc errd int integ bitfield. [5] dram ecc errc oflow integ dram ecc errc oflow integ bitfield. [4] dram ecc errc int integ dram ecc errc int integ bitfield. [3] ram ecc errd oflow integ ram ecc errd oflow integ bitfield. [2] ram ecc errd int integ ram ecc errd int integ bitfield. [1] ram ecc errc oflow integ ram ecc errc oflow integ bitfield. [0] ram ecc errc int integ ram ecc errc int integ bitfield.

## 3.3.189 address\_control\_now

Configures the DRAM address parameters. Use the DRAM device data sheet or Serial Presence Detect (SPD)-derived values to assist in programming these values.

The address\_control\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset0x1010TypeRead-onlyReset0x00030202Width32

The following figure shows the bit assignments.



#### Figure 3-189 address\_control\_now register bit assignments

The following shows the bit assignments.

- Note

[31:29] Reserved 5

Unused bits

#### [28] bank\_hash\_enable\_now

Configures the bank hash function used in system address decode. Used to alter traffic distribution across banks.

- [27:26] Reserved\_4
  - Unused bits
- [25:24] rank\_bits\_now

Program to match the number of active ranks to be addressed.

- [23:19] Reserved\_3
  - Unused bits

## [18:16] bank\_bits\_now

Program to match the number of banks per chip-select (rank) on the attached DRAM device.

This number corresponds to the sum total of all banks in all bank groups (where applicable) on a device.

#### [15:11] Reserved\_2

Unused bits

## [10:8] row\_bits\_now

Program to match the number of row bits on the attached DRAM device.

[7:3] Reserved\_1

Unused bits

#### [2:0] column\_bits\_now

Program to match the number of column address bits present on the DRAM device.

## 3.3.190 decode\_control\_now

Configures how the DRAM address is decoded from the system address. The DRAM address consists of the rank, bank, row address, and the column address.

The decode\_control\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


## Configurations

There is only one DMC configuration.

## Attributes

Offset0x1014TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



## Figure 3-190 decode\_control\_now register bit assignments

The following shows the bit assignments.

#### [31:7] Reserved 2

Unused bits

# [6:4] stripe\_decode\_now

Determines the address boundary on which to stripe system requests across DRAM pages. The DMC decodes the bottom two page address bits from a programmable slice within the lowest 14 bits of the system address. To disable sub-page striping you must program this value to the DRAM page size (or use the default value 0).

```
—— Note —
```

You must not program the DMC to stripe at a higher boundary than the DRAM page size.

## [3:2] Reserved 1

Unused bits

#### [1:0] address\_decode\_now

Determines in which pattern the DRAM address components are decoded from the system address.

## 3.3.191 address\_map\_now

Configures the system address mapping options.

The address\_map\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

#### Configurations

There is only one DMC configuration.

## Attributes

Offset 0x101C Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-191 address\_map\_now register bit assignments

The following shows the bit assignments.

#### [31:16] addr\_map\_mask\_now

Configures the mask applied to system address bits [43:28]. The system address map uses upper address bits to select from multiple DMC instances in a system. The DMC must discard these address bits that fall outside physical memory to decode correctly.

#### [15:3] Reserved\_1

Unused bits

## [2:0] addr\_map\_mode\_now

Selects the address translation mode. See the System Address Conversion section of the Design Manual for more information on address translation options.

#### 3.3.192 low\_power\_control\_now

Configures the low-power features of the DMC.

The low\_power\_control\_now register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

# Configurations

There is only one DMC configuration.

# Attributes

Offset	0x1020
Туре	Read-only
Reset	0x00000020
Width	32



## Figure 3-192 low\_power\_control\_now register bit assignments

The following shows the bit assignments.

#### [31:8] Reserved\_2

Unused bits

#### [7:4] asr\_period\_now

Program the number of tREFI intervals to wait without activity before placing the DRAM into a self-refresh state when auto\_self\_refresh is enabled. The supported range for this bitfield is 1-15.

## [3] auto\_self\_refresh\_now

Program to enable or disable placing a DRAM rank into a self-refresh state when the rank has been idle for the amount of time that asr\_period defines.

## [2] auto\_power\_down\_now

Program to enable or disable placing the DRAM into a power-down state when idle.

## [1] stop\_mem\_clock\_sref\_now

Program to enable or disable stopping the DRAM clock when the memory device is in self-refresh, reset, or maximum power down.

#### [0] Reserved\_1

Unused bits

## 3.3.193 turnaround\_control\_now

Configures the settings for arbitration between read and write and rank to rank traffic on the DRAM bus.

The turnaround\_control\_now register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

## Configurations

There is only one DMC configuration.

## Attributes

0x1028
Read-only
0x0F0F0F0F
32



#### Figure 3-193 turnaround\_control\_now register bit assignments

The following shows the bit assignments.

#### [31:30] turnaround\_prescalar\_now

Turnaround counter prescaler.

[29:28] Reserved 4

Unused bits

#### [27:24] turnaround\_limit\_hh\_now

Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of HIGH-HIGH class requests. The supported range for this bitfield is 0-15.

[23:20] Reserved\_3

## Unused bits

## [19:16] turnaround\_limit\_h\_now

Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of HIGH class requests. The supported range for this bitfield is 0-15.

## [15:12] Reserved\_2

## Unused bits

## [11:8] turnaround\_limit\_m\_now

Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of MEDIUM class requests. The supported range for this bitfield is 0-15.

#### [7:4] Reserved 1

Unused bits

## [3:0] turnaround\_limit\_l\_now

Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of LOW class requests. The supported range for this bitfield is 0-15.

## 3.3.194 hit\_turnaround\_control\_now

Configures the settings for preventing starvation of non-hits in the presence of in-row hit streams.

The hit\_turnaround\_control\_now register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

Attributes

Offset	0x102C
Туре	Read-only
Reset	0x08909FBF
Width	32



## Figure 3-194 hit\_turnaround\_control\_now register bit assignments

The following shows the bit assignments.

## [31] hits\_mask\_hh\_now

Program to determine if DRAM row hits are prioritised over HIGH-HIGH priority traffic.

## [30] Reserved\_4

Unused bits

## [29:24] hit\_turnaround\_limit\_hh\_now

Program the maximum number of consecutive in-row hits in the presence of HIGH-HIGH class requests. Zero disables the hit limit function. The supported range for this bitfield is 0-63.

#### [23] hits\_mask\_h\_now

Program to determine if DRAM row hits are prioritised over HIGH priority traffic.

## [22] Reserved\_3

#### Unused bits

## [21:16] hit\_turnaround\_limit\_h\_now

Program the maximum number of consecutive in-row hits in the presence of HIGH class requests. Zero disables the hit limit function. The supported range for this bitfield is 0-63.

#### [15] hits\_mask\_m\_now

Program to determine if DRAM row hits are prioritised over MEDIUM priority traffic.

## [14] Reserved\_2

#### Unused bits

## [13:8] hit\_turnaround\_limit\_m\_now

Program the maximum number of consecutive in-row hits in the presence of MEDIUM class requests. Zero disables the hit limit function. The supported range for this bitfield is 0-63.

#### [7] hits\_mask\_l\_now

Program to determine if DRAM row hits are prioritised over LOW priority traffic.

#### [6] Reserved\_1

Unused bits

## [5:0] hit\_turnaround\_limit\_l\_now

Program the maximum number of consecutive in-row hits in the presence of LOW class requests. Zero disables the hit limit function. The supported range for this bitfield is 0-63.

## 3.3.195 qos\_class\_control\_now

Configures the priority class for each QoS encoding.

The qos\_class\_control\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset 0x1030 Type Read-only Reset 0x0000FC8 Width 32

The following figure shows the bit assignments.



#### Figure 3-195 qos\_class\_control\_now register bit assignments

The following shows the bit assignments.

## [31:12] Reserved\_1

Unused bits

## [11:8] high\_high\_qos\_start\_now

Determines the minimum Qv value mapped onto the HIGH-HIGH QoS class. The supported range for this bitfield is 0-15.

## [7:4] high\_qos\_start\_now

Determines the minimum Qv value mapped onto the HIGH QoS class. The supported range for this bitfield is 0-15.

### [3:0] medium\_qos\_start\_now

Determines the minimum Qv value mapped onto the MEDIUM QoS class. The supported range for this bitfield is 0-15.

## 3.3.196 escalation\_control\_now

Configures the settings for escalating the priority of entries in the queue.

The escalation\_control\_now register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

## Attributes

Offset 0x1034 Type Read-only Reset 0x00080000 Width 32



## Figure 3-196 escalation\_control\_now register bit assignments

The following shows the bit assignments.

#### [31:20] Reserved 3

Unused bits

#### [19:16] read\_backlog\_suppression\_now

Configures the number of completed reads (as a proportion in 16ths of the queue depth) at which to stop arbitrating more reads until the system drains the fetched read data. Zero disables this feature. The supported range for this bitfield is 0-15.

## [15:12] Reserved\_2

Unused bits

## [11:8] escalation\_count\_now

Program the number of escalation prescaler periods between applying escalation. Zero disables priority escalation in the queue. The supported range for this bitfield is 0-15.

[7:2] Reserved\_1

Unused bits

## [1:0] escalation\_prescalar\_now

Escalation counter prescaler.

## 3.3.197 qv\_control\_31\_00\_now

Configures the priority settings for each QoS encoding.

The qv\_control\_31\_00\_now register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

## Attributes

Offset 0x1038 Type Read-only Reset 0x76543210 Width 32



#### Figure 3-197 qv\_control\_31\_00\_now register bit assignments

The following shows the bit assignments.

#### [31:28] qos7 priority now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

## [27:24] qos6\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [23:20] qos5\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

## [19:16] qos4\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [15:12] qos3\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

## [11:8] qos2\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

## [7:4] qos1\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# [3:0] qos0\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

## 3.3.198 qv\_control\_63\_32\_now

Configures the priority settings for each QoS encoding.

The qv\_control\_63\_32\_now register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x103C
Туре	Read-only
Reset	ØxFEDCBA98
Width	32



The following figure shows the bit assignments.

## Figure 3-198 qv\_control\_63\_32\_now register bit assignments

The following shows the bit assignments.

#### [31:28] qos15\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [27:24] qos14\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

## [23:20] qos13\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [19:16] qos12\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [15:12] qos11\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

#### [11:8] qos10\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

# [7:4] qos9\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

## [3:0] qos8\_priority\_now

Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.

## 3.3.199 rt\_control\_31\_00\_now

Configures the timeout settings for each QoS encoding.

The rt\_control\_31\_00\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations


There is only one DMC configuration.

## Attributes

Offset	0x1040
Туре	Read-only
Reset	0x00000000

## Width 32

The following figure shows the bit assignments.



#### Figure 3-199 rt\_control\_31\_00\_now register bit assignments

The following shows the bit assignments.

#### [31:28] qos7\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

## [27:24] qos6\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

## [23:20] qos5\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [19:16] qos4\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

## [15:12] qos3\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

## [11:8] qos2\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

## [7:4] qos1\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [3:0] qos0\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

## 3.3.200 rt\_control\_63\_32\_now

Configures the timeout settings for each QoS encoding.

The rt\_control\_63\_32\_now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset	0x1044
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-200 rt\_control\_63\_32\_now register bit assignments

The following shows the bit assignments.

## [31:28] qos15\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [27:24] qos14\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [23:20] qos13\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [19:16] qos12\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

## [15:12] qos11\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

## [11:8] qos10\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

## [7:4] qos9\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

#### [3:0] qos8\_timeout\_now

Program the number of timeout prescaler periods to wait before elevating a received request to maximum priority. Zero disables this feature for request received with this QoS value. The supported range for this bitfield is 0-15.

## 3.3.201 timeout\_control\_now

Configures the prescaler applied to timeout values.

The timeout\_control\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset0x1048TypeRead-onlyReset0x0000001Width32

The following figure shows the bit assignments.



## Figure 3-201 timeout\_control\_now register bit assignments

The following shows the bit assignments.

## [31:2] Reserved\_1 Unused bits [1:0] timeout\_prescalar\_now

timeout prescalar now bitfield.

## 3.3.202 credit\_control\_now

Configures the settings for preventing starvation of CHI protocol retries.

The credit\_control\_now register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

## Attributes

Offset 0x104C Type Read-only Reset 0x0000000 Width 32



#### Figure 3-202 credit\_control\_now register bit assignments

The following shows the bit assignments.

## [31:12] Reserved\_2

Unused bits

## [11:8] credit\_count\_now

Program the number of P-credit prescaler periods between applying escalation. 0 disables this feature. The supported range for this bitfield is 0-15.

- [7:2] Reserved\_1
  - Unused bits

## [1:0] credit\_prescalar\_now

P-credit counter prescaler.

## 3.3.203 write\_priority\_control\_31\_00\_now

Configures the priority settings for write requests within the DMC

The write\_priority\_control\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


## Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x1050 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



## Figure 3-203 write\_priority\_control\_31\_00\_now register bit assignments

The following shows the bit assignments.

## [31:28] write\_fill\_priority\_7\_16ths\_now

Program the priority of write requests when write requests occupy 7/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [27:24] write\_fill\_priority\_6\_16ths\_now

Program the priority of write requests when write requests occupy 6/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [23:20] write\_fill\_priority\_5\_16ths\_now

Program the priority of write requests when write requests occupy 5/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [19:16] write\_fill\_priority\_4\_16ths\_now

Program the priority of write requests when write requests occupy 4/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [15:12] write\_fill\_priority\_3\_16ths\_now

Program the priority of write requests when write requests occupy 3/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [11:8] write\_fill\_priority\_2\_16ths\_now

Program the priority of write requests when write requests occupy 2/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [7:4] write\_fill\_priority\_1\_16ths\_now

Program the priority of write requests when write requests occupy 1/16th of the DMC queue. The supported range for this bitfield is 0-15.

[3:0] Reserved\_1

Unused bits

# 3.3.204 write\_priority\_control\_63\_32\_now

Configures the priority settings for write requests within the DMC.

The write\_priority\_control\_63\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


## Configurations

There is only one DMC configuration.

## Attributes

Offset	0x1054
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-204 write\_priority\_control\_63\_32\_now register bit assignments

#### [31:28] write\_fill\_priority\_15\_16ths\_now

Program the priority of write requests when write requests occupy 15/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [27:24] write\_fill\_priority\_14\_16ths\_now

Program the priority of write requests when write requests occupy 14/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [23:20] write\_fill\_priority\_13\_16ths\_now

Program the priority of write requests when write requests occupy 13/16ths of the DMC queue. The supported range for this bitfield is 0-15.

## [19:16] write\_fill\_priority\_12\_16ths\_now

Program the priority of write requests when write requests occupy 12/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [15:12] write fill priority 11 16ths now

Program the priority of write requests when write requests occupy 11/16ths of the DMC queue. The supported range for this bitfield is 0-15.

#### [11:8] write\_fill\_priority\_10\_16ths\_now

Program the priority of write requests when write requests occupy 10/16ths of the DMC queue. The supported range for this bitfield is 0-15.

## [7:4] write\_fill\_priority\_9\_16ths\_now

Program the priority of write requests when write requests occupy 9/16ths of the DMC queue. The supported range for this bitfield is 0-15.

## [3:0] write\_fill\_priority\_8\_16ths\_now

Program the priority of write requests when write requests occupy 8/16ths of the DMC queue. The supported range for this bitfield is 0-15.

## 3.3.205 queue\_threshold\_control\_31\_00\_now

Configures the threshold settings for requests in the DMC

The queue\_threshold\_control\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x1060 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-205 queue\_threshold\_control\_31\_00\_now register bit assignments

The following shows the bit assignments.

## [31:28] queue\_fill\_threshold\_7\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 7/16ths full. The supported range for this bitfield is 0-15.

## [27:24] queue\_fill\_threshold\_6\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 6/16ths full. The supported range for this bitfield is 0-15.

#### [23:20] queue\_fill\_threshold\_5\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 5/16ths full. The supported range for this bitfield is 0-15.

#### [19:16] queue\_fill\_threshold\_4\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 4/16ths full. The supported range for this bitfield is 0-15.

#### [15:12] queue fill threshold 3 16ths now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 3/16ths full. The supported range for this bitfield is 0-15.

#### [11:8] queue fill threshold 2 16ths now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 2/16ths full. The supported range for this bitfield is 0-15.

#### [7:4] queue\_fill\_threshold\_1\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 1/16ths full. The supported range for this bitfield is 0-15.

#### [3:0] Reserved\_1

Unused bits

## 3.3.206 queue\_threshold\_control\_63\_32\_now

Configures the threshold settings for requests in the DMC

The queue\_threshold\_control\_63\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset 0x1064 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



## Figure 3-206 queue\_threshold\_control\_63\_32\_now register bit assignments

The following shows the bit assignments.

## [31:28] queue\_fill\_threshold\_15\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 15/16ths full. The supported range for this bitfield is 0-15.

[27:24] queue\_fill\_threshold\_14\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 14/16ths full. The supported range for this bitfield is 0-15.

[23:20] queue\_fill\_threshold\_13\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 13/16ths full. The supported range for this bitfield is 0-15.

[19:16] queue\_fill\_threshold\_12\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 12/16ths full. The supported range for this bitfield is 0-15.

[15:12] queue fill threshold 11 16ths now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 11/16ths full. The supported range for this bitfield is 0-15.

## [11:8] queue\_fill\_threshold\_10\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 10/16ths full. The supported range for this bitfield is 0-15.

#### [7:4] queue\_fill\_threshold\_9\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 9/16ths full. The supported range for this bitfield is 0-15.

#### [3:0] queue\_fill\_threshold\_8\_16ths\_now

Program to set the priority that requests must be equal to or above, to be accepted when the queue is 8/16ths full. The supported range for this bitfield is 0-15.

## 3.3.207 memory\_address\_max\_31\_00\_now

Configures the address space control for the DMC default region.

The memory\_address\_max\_31\_00\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset 0x1078 Type Read-only Reset 0x00000010 Width 32

The following figure shows the bit assignments.



#### Figure 3-207 memory\_address\_max\_31\_00\_now register bit assignments

#### [31:16] memory\_address\_max\_31\_16\_now

Program to set bits[31:16] of the maximum memory address.

---- Note ------

This is the address value after the address translation has been applied (if applicable).

[15:5] Reserved\_1

## Unused bits

## [4] enable\_err\_response\_now

Configures the response used for a request that fails address access checks.

## [3] region\_s\_write\_en\_now

Enables Secure writes to the default region

## [2] region\_s\_read\_en\_now

Enables Secure reads to the default region

[1] region\_ns\_write\_en\_now

Enables Non-secure writes to the default region

## [0] region\_ns\_read\_en\_now

Enables Non-secure reads to the default region

## 3.3.208 memory\_address\_max\_43\_32\_now

Configures the address space control for the DMC default region.

The memory\_address\_max\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset 0x107C Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



— memory\_address\_max\_43\_32\_now

#### Figure 3-208 memory\_address\_max\_43\_32\_now register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1 Unused bits [11:0] memory\_address\_max\_43\_32\_now Program to set bits[43:32] of the maximum memory address. \_\_\_\_\_\_Note \_\_\_\_\_

This is the address value after address translation has been applied (if applicable).

## 3.3.209 access\_address\_min0\_31\_00\_now

Configures the address space control for address region 0.

The access\_address\_min0\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset	0x1080
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-209 access\_address\_min0\_31\_00\_now register bit assignments

The following shows the bit assignments.

#### [31:16] access\_address\_min0\_31\_16\_now

Program to set bits[31:16] of the minimum address in the region

- [15:4] Reserved\_1
  - Unused bits
- [3] region\_s\_write\_en0\_now

Enables Secure writes to the region

## [2] region\_s\_read\_en0\_now

Enables Secure reads to the region

[1] region\_ns\_write\_en0\_now

Enables Non-secure writes to the region

## [0] region\_ns\_read\_en0\_now

Enables Non-secure reads to the region

## 3.3.210 access\_address\_min0\_43\_32\_now

Configures the address space control for address region 0.

The access\_address\_min0\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations


There is only one DMC configuration.

## Attributes

Offset Øx1084 Type Read-only

# Reset 0x0000000 Width 32

The following figure shows the bit assignments.



access\_address\_min0\_43\_32\_now

#### Figure 3-210 access\_address\_min0\_43\_32\_now register bit assignments

The following shows the bit assignments.

```
[31:12] Reserved_1
```

```
Unused bits
[11:0] access_address_min0_43_32_now
Program to set bits[43:32] of the minimum address in the region
```

## 3.3.211 access\_address\_max0\_31\_00\_now

Configures the address space control for address region 0.

The access\_address\_max0\_31\_00\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

## Attributes

Offset	0x1088
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31			16 15		0
access_	_address_max0_31	_16_now		Reserved_1	

#### Figure 3-211 access\_address\_max0\_31\_00\_now register bit assignments

The following shows the bit assignments.

## [31:16] access\_address\_max0\_31\_16\_now

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

## 3.3.212 access\_address\_max0\_43\_32\_now

Configures the address space control for address region 0.

The access\_address\_max0\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset	0x108C
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-212 access\_address\_max0\_43\_32\_now register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1

Unused bits

## [11:0] access\_address\_max0\_43\_32\_now

Program to set bits[43:32] of the maximum address in the region

## 3.3.213 access\_address\_min1\_31\_00\_now

Configures the address space control for address region 1.

The access\_address\_min1\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset0x1090TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



## Figure 3-213 access\_address\_min1\_31\_00\_now register bit assignments

The following shows the bit assignments.

## [31:16] access\_address\_min1\_31\_16\_now

Program to set bits[31:16] of the minimum address in the region

[15:4] Reserved\_1 Unused bits

[3] region\_s\_write\_en1\_now

Enables Secure writes to the region

[2] region\_s\_read\_en1\_now

Enables Secure reads to the region

[1] region\_ns\_write\_en1\_now

Enables Non-secure writes to the region

# [0] region\_ns\_read\_en1\_now

Enables Non-secure reads to the region

## 3.3.214 access\_address\_min1\_43\_32\_now

Configures the address space control for address region 1.

The access\_address\_min1\_43\_32\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

## Configurations

There is only one DMC configuration.

## Attributes

Offset 0x1094 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



- access\_address\_min1\_43\_32\_now

## Figure 3-214 access\_address\_min1\_43\_32\_now register bit assignments

The following shows the bit assignments.

#### [31:12] Reserved\_1

Unused bits

## [11:0] access\_address\_min1\_43\_32\_now

Program to set bits[43:32] of the minimum address in the region

## 3.3.215 access\_address\_max1\_31\_00\_now

Configures the address space control for address region 1.

The access\_address\_max1\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

## Attributes

Offset Øx1098 Type Read-only

## Reset 0x00000000 Width 32

The following figure shows the bit assignments.




Figure 3-215 access\_address\_max1\_31\_00\_now register bit assignments

The following shows the bit assignments.

```
[31:16] access_address_max1_31_16_now
```

Program to set bits[31:16] of the maximum address in the region

```
[15:0] Reserved_1
```

Unused bits

## 3.3.216 access\_address\_max1\_43\_32\_now

Configures the address space control for address region 1.

The access\_address\_max1\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset0x109CTypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



## Figure 3-216 access\_address\_max1\_43\_32\_now register bit assignments

The following shows the bit assignments.

## [31:12] Reserved\_1

Unused bits

## [11:0] access\_address\_max1\_43\_32\_now

Program to set bits[43:32] of the maximum address in the region

## 3.3.217 access\_address\_min2\_31\_00\_now

Configures the address space control for address region 2.

The access\_address\_min2\_31\_00\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset	0x10A0
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



## Figure 3-217 access\_address\_min2\_31\_00\_now register bit assignments

The following shows the bit assignments.

## [31:16] access\_address\_min2\_31\_16\_now

Program to set bits[31:16] of the minimum address in the region

- [15:4] Reserved\_1
  - Unused bits
- [3] region\_s\_write\_en2\_now

Enables Secure writes to the region

[2] region\_s\_read\_en2\_now

Enables Secure reads to the region

[1] region\_ns\_write\_en2\_now

Enables Non-secure writes to the region

[0] region\_ns\_read\_en2\_now

Enables Non-secure reads to the region

## 3.3.218 access\_address\_min2\_43\_32\_now

Configures the address space control for address region 2.

The access\_address\_min2\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

## Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x10A4 Type Read-only Reset 0x0000000 Width 32

Reserved_1	31		12	11	0	
		Reserved_1				

— access\_address\_min2\_43\_32\_now

#### Figure 3-218 access\_address\_min2\_43\_32\_now register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1

Unused bits

[11:0] access\_address\_min2\_43\_32\_now

Program to set bits[43:32] of the minimum address in the region

## 3.3.219 access\_address\_max2\_31\_00\_now

Configures the address space control for address region 2.

The access\_address\_max2\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

## Attributes

Offset0x10A8TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.

31				16	15		0
access	_address_r	max2_31_16	3_now			Reserved_1	

#### Figure 3-219 access\_address\_max2\_31\_00\_now register bit assignments

The following shows the bit assignments.

## [31:16] access\_address\_max2\_31\_16\_now

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

## 3.3.220 access\_address\_max2\_43\_32\_now

Configures the address space control for address region 2.

The access\_address\_max2\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

## Configurations


There is only one DMC configuration.

## Attributes

Offset Øx1ØAC Type Read-only

# Reset 0x0000000 Width 32

The following figure shows the bit assignments.



access\_address\_max2\_43\_32\_now

#### Figure 3-220 access\_address\_max2\_43\_32\_now register bit assignments

The following shows the bit assignments.

```
[31:12] Reserved_1
```

```
Unused bits
[11:0] access_address_max2_43_32_now
Program to set bits[43:32] of the maximum address in the region
```

### 3.3.221 access\_address\_min3\_31\_00\_now

Configures the address space control for address region 3.

The access\_address\_min3\_31\_00\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x10B0 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



## Figure 3-221 access\_address\_min3\_31\_00\_now register bit assignments

The following shows the bit assignments.

```
[31:16] access_address_min3_31_16_now
Program to set bits[31:16] of the minimum address in the region
[15:4] Reserved_1
Unused bits
[3] region_s_write_en3_now
Enables Secure writes to the region
[2] region_s_read_en3_now
```

Enables Secure reads to the region

[1] region\_ns\_write\_en3\_now Enables Non-secure writes to the region

[0] region\_ns\_read\_en3\_now

Enables Non-secure reads to the region

## 3.3.222 access\_address\_min3\_43\_32\_now

Configures the address space control for address region 3.

The access\_address\_min3\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


## Configurations

There is only one DMC configuration.

## Attributes

Offset0x10B4TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



## Figure 3-222 access\_address\_min3\_43\_32\_now register bit assignments

The following shows the bit assignments.

#### [31:12] Reserved\_1

Unused bits

[11:0] access\_address\_min3\_43\_32\_now

Program to set bits[43:32] of the minimum address in the region

## 3.3.223 access\_address\_max3\_31\_00\_now

Configures the address space control for address region 3.

The access\_address\_max3\_31\_00\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

## Configurations

There is only one DMC configuration.

## Attributes

Offset 0x10B8 Type Read-only Reset 0x00000000 Width 32

31				16	15				0
	access_a	address_max	<3_31_16_no	w		F	Reserved_	1	

#### Figure 3-223 access\_address\_max3\_31\_00\_now register bit assignments

The following shows the bit assignments.

[31:16] access\_address\_max3\_31\_16\_now

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

#### 3.3.224 access\_address\_max3\_43\_32\_now

Configures the address space control for address region 3.

The access address max3 43 32 now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


## Configurations

There is only one DMC configuration.

## Attributes

Offset0x10BCTypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-224 access\_address\_max3\_43\_32\_now register bit assignments

The following shows the bit assignments.

## [31:12] Reserved\_1

Unused bits

#### [11:0] access\_address\_max3\_43\_32\_now

Program to set bits[43:32] of the maximum address in the region

## 3.3.225 access\_address\_min4\_31\_00\_now

Configures the address space control for address region 4.

The access\_address\_min4\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations


There is only one DMC configuration.

# Attributes

Offset Øx10C0 Type Read-only

# Reset 0x0000000 Width 32

The following figure shows the bit assignments.



## Figure 3-225 access\_address\_min4\_31\_00\_now register bit assignments

The following shows the bit assignments.

[31:16] access\_address\_min4\_31\_16\_now Program to set bits[31:16] of the minimum address in the region
[15:4] Reserved\_1 Unused bits
[3] region\_s\_write\_en4\_now Enables Secure writes to the region
[2] region s read en4 now

Enables Secure reads to the region

 [1] region\_ns\_write\_en4\_now Enables Non-secure writes to the region
 [0] region\_ns\_read\_en4\_now

Enables Non-secure reads to the region

## 3.3.226 access\_address\_min4\_43\_32\_now

Configures the address space control for address region 4.

The access\_address\_min4\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x10C4 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



- access\_address\_min4\_43\_32\_now

## Figure 3-226 access\_address\_min4\_43\_32\_now register bit assignments

# [31:12] Reserved\_1

Unused bits

## [11:0] access\_address\_min4\_43\_32\_now

Program to set bits[43:32] of the minimum address in the region

# 3.3.227 access\_address\_max4\_31\_00\_now

Configures the address space control for address region 4.

The access\_address\_max4\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

## Configurations

There is only one DMC configuration.

# Attributes

Offset0x10C8TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.

31				16 15		0
acce	ss_address_m	ax4_31_16 <sub>_</sub>	_now		Reserved_1	

# Figure 3-227 access\_address\_max4\_31\_00\_now register bit assignments

The following shows the bit assignments.

# [31:16] access\_address\_max4\_31\_16\_now

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

# 3.3.228 access\_address\_max4\_43\_32\_now

Configures the address space control for address region 4.

The access\_address\_max4\_43\_32\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

## Configurations

There is only one DMC configuration.

# Attributes

Offset0x10CCTypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.

Reserved_1	

— access\_address\_max4\_43\_32\_now

#### Figure 3-228 access\_address\_max4\_43\_32\_now register bit assignments

The following shows the bit assignments.

#### [31:12] Reserved\_1

Unused bits

#### [11:0] access\_address\_max4\_43\_32\_now

Program to set bits[43:32] of the maximum address in the region

## 3.3.229 access\_address\_min5\_31\_00\_now

Configures the address space control for address region 5.

The access\_address\_min5\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset0x10D0TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-229 access\_address\_min5\_31\_00\_now register bit assignments

The following shows the bit assignments.

# [31:16] access\_address\_min5\_31\_16\_now Program to set bits[31:16] of the minimum address in the region [15:4] Reserved\_1 Unused bits [3] region\_s\_write\_en5\_now Enables Secure writes to the region [2] region\_s\_read\_en5\_now Enables Secure reads to the region [1] region\_ns\_write\_en5\_now Enables Non-secure writes to the region [0] region\_ns\_read\_en5\_now Enables Non-secure reads to the region

# 3.3.230 access\_address\_min5\_43\_32\_now

Configures the address space control for address region 5.

The access\_address\_min5\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset0x10D4TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



# Figure 3-230 access\_address\_min5\_43\_32\_now register bit assignments

The following shows the bit assignments.

#### [31:12] Reserved 1

Unused bits

#### [11:0] access\_address\_min5\_43\_32\_now

Program to set bits[43:32] of the minimum address in the region

## 3.3.231 access\_address\_max5\_31\_00\_now

Configures the address space control for address region 5.

The access\_address\_max5\_31\_00\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x10D8
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31				16 <sup>-</sup>	15			0
acce	ess_address	_max5_31	_16_now			Res	erved_1	

## Figure 3-231 access\_address\_max5\_31\_00\_now register bit assignments

The following shows the bit assignments.

## [31:16] access\_address\_max5\_31\_16\_now

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved 1

Unused bits

# 3.3.232 access\_address\_max5\_43\_32\_now

Configures the address space control for address region 5.

The access\_address\_max5\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset0x10DCTypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-232 access\_address\_max5\_43\_32\_now register bit assignments

The following shows the bit assignments.

#### [31:12] Reserved\_1

Unused bits

[11:0] access\_address\_max5\_43\_32\_now

Program to set bits[43:32] of the maximum address in the region

# 3.3.233 access\_address\_min6\_31\_00\_now

Configures the address space control for address region 6.

The access\_address\_min6\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset 0x10E0 Type Read-only Reset 0x00000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-233 access\_address\_min6\_31\_00\_now register bit assignments

The following shows the bit assignments.

# [31:16] access\_address\_min6\_31\_16\_now Program to set bits[31:16] of the minimum address in the region [15:4] Reserved\_1 Unused bits [3] region\_s\_write\_en6\_now

Enables Secure writes to the region

- [2] region\_s\_read\_en6\_now Enables Secure reads to the region
- [1] region ns write en6 now

Enables Non-secure writes to the region

# [0] region\_ns\_read\_en6\_now

Enables Non-secure reads to the region

# 3.3.234 access\_address\_min6\_43\_32\_now

Configures the address space control for address region 6.

The access\_address\_min6\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset0x10E4TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-234 access\_address\_min6\_43\_32\_now register bit assignments

The following shows the bit assignments.

# [31:12] Reserved\_1 Unused bits

# [11:0] access address min6 43 32 now

Program to set bits[43:32] of the minimum address in the region

# 3.3.235 access\_address\_max6\_31\_00\_now

Configures the address space control for address region 6.

The access\_address\_max6\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x10E8
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31			16	15		0
access_	_address_max6	_31_16_now			Reserved_1	

# Figure 3-235 access\_address\_max6\_31\_00\_now register bit assignments

The following shows the bit assignments.

# [31:16] access\_address\_max6\_31\_16\_now

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

# 3.3.236 access\_address\_max6\_43\_32\_now

Configures the address space control for address region 6.

The access\_address\_max6\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset0x10ECTypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



— access\_address\_max6\_43\_32\_now

# Figure 3-236 access\_address\_max6\_43\_32\_now register bit assignments

The following shows the bit assignments.

# [31:12] Reserved\_1

Unused bits

#### [11:0] access\_address\_max6\_43\_32\_now

Program to set bits[43:32] of the maximum address in the region

# 3.3.237 access\_address\_min7\_31\_00\_now

Configures the address space control for address region 7.

The access\_address\_min7\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset0x10F0TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-237 access\_address\_min7\_31\_00\_now register bit assignments

The following shows the bit assignments.

#### [31:16] access\_address\_min7\_31\_16\_now

Program to set bits[31:16] of the minimum address in the region

- [15:4] Reserved\_1
  - Unused bits
- [3] region\_s\_write\_en7\_now

Enables Secure writes to the region

[2] region\_s\_read\_en7\_now

Enables Secure reads to the region

[1] region\_ns\_write\_en7\_now

Enables Non-secure writes to the region

[0] region\_ns\_read\_en7\_now

Enables Non-secure reads to the region

# 3.3.238 access\_address\_min7\_43\_32\_now

Configures the address space control for address region 7.

The access\_address\_min7\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


# Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x10F4
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-238 access\_address\_min7\_43\_32\_now register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1

Unused bits

# [11:0] access\_address\_min7\_43\_32\_now

Program to set bits[43:32] of the minimum address in the region

# 3.3.239 access\_address\_max7\_31\_00\_now

Configures the address space control for address region 7.

The access\_address\_max7\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

## Configurations

There is only one DMC configuration.

## Attributes

Offset 0x10F8 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.

31				16 15		0
	access_addres	s_max7_31_	_16_now		Reserved_1	

# Figure 3-239 access\_address\_max7\_31\_00\_now register bit assignments

The following shows the bit assignments.

#### [31:16] access\_address\_max7\_31\_16\_now

Program to set bits[31:16] of the maximum address in the region

[15:0] Reserved\_1

Unused bits

# 3.3.240 access\_address\_max7\_43\_32\_now

Configures the address space control for the address region 7.

The access\_address\_max7\_43\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

## Configurations

There is only one DMC configuration.

#### Attributes

Offset Øx10FC Type Read-only Reset Øx0000000 Width 32

The following figure shows the bit assignments.

31			12 11		0		
	Reserv	ed_1					
					a	access_address_max7_43_	_32_now

## Figure 3-240 access\_address\_max7\_43\_32\_now register bit assignments

The following shows the bit assignments.

#### [31:12] Reserved\_1

Unused bits

# [11:0] access\_address\_max7\_43\_32\_now

Program to set bits[43:32] of the maximum address in the region

# 3.3.241 dci\_replay\_type\_now

Configures the behavior of the DMC if a DRAM or PHY error is received when executing a direct command.

The dci\_replay\_type\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, PAUSED or READY states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x1110
Туре	Read-only
Reset	0x00000002
Width	32

The following figure shows the bit assignments.



#### Figure 3-241 dci\_replay\_type\_now register bit assignments

The following shows the bit assignments.

[31:2] Reserved\_1 Unused bits

# [1:0] dci\_replay\_type\_now

dci\_replay\_type\_now bitfield.

# 3.3.242 refresh\_control\_now

Configures the type of refresh commands issued by the DMC.

The refresh\_control\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or PAUSED states.

## Configurations

There is only one DMC configuration.

# Attributes

Offset 0x1120 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



# Figure 3-242 refresh\_control\_now register bit assignments

The following shows the bit assignments.

#### [31:6] Reserved\_2

Unused bits

# [5:4] refresh\_granularity\_now

Configures the refresh rate mode of the DMC. You must program this to match the mode of the DRAM. All DRAMs requiring refresh must use the same refresh rate.

[3:0] Reserved\_1

Unused bits

# 3.3.243 memory\_type\_now

Configures the DMC for the attached memory type.

The memory\_type\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset0x1128TypeRead-onlyReset0x00000101Width32

The following figure shows the bit assignments.



## Figure 3-243 memory\_type\_now register bit assignments

The following shows the bit assignments.

[31:18] Reserved 5

Unused bits

[17:16] memory\_bank\_groups\_now

Program to configure the number of bank groups in the attached memory device

- [15:10] Reserved\_4
- Unused bits

# [9:8] memory\_device\_width\_now

Program to configure the device widths.

- [7:6] Reserved\_3
  - Unused bits
- [5:4] Reserved\_2

Unused bits

[3] Reserved\_1

Unused bits

[2:0] memory\_type\_now

Program to configure the attached memory type

# 3.3.244 scrub\_control0\_now

Scrub engine channel control register.

The scrub\_control0\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


## Configurations

There is only one DMC configuration.

# Attributes

Offset	0x1170
Туре	Read-only
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



## Figure 3-244 scrub\_control0\_now register bit assignments

The following shows the bit assignments.

[31:29] Reserved\_6

Unused bits

[28:24] outstanding\_request\_limit\_scrub0\_now

Configures the maximum number of oustanding scrub requests for scrub program 0 The supported range for this bitfield is 8-31.

[23:20] Reserved 5

Unused bits

# [19:16] escalation\_count\_scrub0\_now

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

#### [15:14] Reserved\_4

Unused bits

# [13] stop\_on\_page0\_now

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

# [12:9] qos\_for\_scrub0\_now

Configures QoS value of scrub operations

[8:7] Reserved\_3

Unused bits

# [6] completion\_interrupt0\_now

Configures whether to emit an event when the sequence completes

[5:4] Reserved\_2

Unused bits

# [3] scrub\_addr\_mode0\_now

Configures scrub address mode

[2] Reserved\_1

Unused bits

```
[1:0] trigger0_now
```

Controls the trigger event associated with the channel operation.

# 3.3.245 scrub\_address\_min0\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_min0\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x1174
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31						0
		scrub add	dress_min0_i	now		
		_				

#### Figure 3-245 scrub\_address\_min0\_now register bit assignments

The following shows the bit assignments.

# [31:0] scrub\_address\_min0\_now

Program to set the starting address for the scrub engine. When scrub\_addr\_mode0 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode0 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.246 scrub\_address\_max0\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_max0\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

# Configurations

There is only one DMC configuration.

#### Attributes

Offset0x1178TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.

31					0
	scrub_add	lress_max0_	now		

#### Figure 3-246 scrub\_address\_max0\_now register bit assignments

The following shows the bit assignments.

# [31:0] scrub\_address\_max0\_now

Program to set the ending address for the scrub engine. When scrub\_addr\_mode0 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode0 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.247 scrub\_control1\_now

Scrub engine channel control register.

The scrub\_control1\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


## Configurations

There is only one DMC configuration.

# Attributes

Offset	0x1180
Туре	Read-only
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



# Figure 3-247 scrub\_control1\_now register bit assignments

The following shows the bit assignments.

# [31:29] Reserved\_6

Unused bits

# [28:24] outstanding\_request\_limit\_scrub1\_now

Configures the maximum number of oustanding scrub requests for scrub program 1 The supported range for this bitfield is 8-31.

# [23:20] Reserved\_5

Unused bits

# [19:16] escalation\_count\_scrub1\_now

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

# [15:14] Reserved\_4

Unused bits

# [13] stop\_on\_page1\_now

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

# [12:9] qos\_for\_scrub1\_now

Configures QoS value of scrub operations

[8:7] Reserved\_3 Unused bits
[6] completion\_interrupt1\_now Configures whether to emit an event when the sequence completes
[5:4] Reserved\_2 Unused bits
[3] scrub\_addr\_mode1\_now Configures scrub address mode
[2] Reserved\_1 Unused bits
[1:0] trigger1\_now Controls the trigger event associated with the channel operation.

# 3.3.248 scrub\_address\_min1\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_min1\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

## Configurations

There is only one DMC configuration.

## Attributes

Offset0x1184TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



# Figure 3-248 scrub\_address\_min1\_now register bit assignments

The following shows the bit assignments.

# [31:0] scrub\_address\_min1\_now

Program to set the starting address for the scrub engine. When scrub\_addr\_mode1 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode1 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.249 scrub\_address\_max1\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_max1\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

#### Configurations


There is only one DMC configuration.

#### Attributes

Offset 0x1188

TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



# Figure 3-249 scrub\_address\_max1\_now register bit assignments

The following shows the bit assignments.

## [31:0] scrub\_address\_max1\_now

Program to set the ending address for the scrub engine. When scrub\_addr\_mode1 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode1 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.250 scrub\_control2\_now

Scrub engine channel control register.

The scrub\_control2\_now register characteristics are:

# Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset	0x1190
Туре	Read-only
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



# Figure 3-250 scrub\_control2\_now register bit assignments

The following shows the bit assignments.

# [31:29] Reserved 6 Unused bits [28:24] outstanding request limit scrub2 now Configures the maximum number of oustanding scrub requests for scrub program 2 The supported range for this bitfield is 8-31. [23:20] Reserved 5 Unused bits [19:16] escalation count scrub2 now Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature) [15:14] Reserved 4 Unused bits [13] stop on page2 now Configures stop on page of scrub operations, scrub program will pause when reach page address if set [12:9] qos for scrub2 now Configures QoS value of scrub operations [8:7] Reserved 3 Unused bits [6] completion interrupt2 now Configures whether to emit an event when the sequence completes [5:4] Reserved 2 Unused bits [3] scrub addr mode2 now Configures scrub address mode [2] Reserved 1 Unused bits [1:0] trigger2 now

Controls the trigger event associated with the channel operation.

# 3.3.251 scrub\_address\_min2\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_min2\_now register characteristics are:

# Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

# Configurations

There is only one DMC configuration.

# Attributes

Offset	0x1194
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



# Figure 3-251 scrub\_address\_min2\_now register bit assignments

The following shows the bit assignments.

## [31:0] scrub\_address\_min2\_now

Program to set the starting address for the scrub engine. When scrub\_addr\_mode2 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode2 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.252 scrub\_address\_max2\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_max2\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


# Configurations

There is only one DMC configuration.

# Attributes

Offset 0x1198 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



# Figure 3-252 scrub\_address\_max2\_now register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_max2\_now

Program to set the ending address for the scrub engine. When scrub\_addr\_mode2 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode2 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.253 scrub\_control3\_now

Scrub engine channel control register.

The scrub control3 now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset 0x11A0 Type Read-only Reset 0x1F000000 Width 32

The following figure shows the bit assignments.



## Figure 3-253 scrub\_control3\_now register bit assignments

The following shows the bit assignments.

[31:29] Reserved\_6

Unused bits

[28:24] outstanding\_request\_limit\_scrub3\_now

Configures the maximum number of oustanding scrub requests for scrub program 3 The supported range for this bitfield is 8-31.

[23:20] Reserved 5

Unused bits

# [19:16] escalation\_count\_scrub3\_now

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

#### [15:14] Reserved\_4

Unused bits

# [13] stop\_on\_page3\_now

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

# [12:9] qos\_for\_scrub3\_now

Configures QoS value of scrub operations

[8:7] Reserved\_3

Unused bits

#### [6] completion\_interrupt3\_now

Configures whether to emit an event when the sequence completes

[5:4] Reserved\_2

Unused bits

# [3] scrub\_addr\_mode3\_now

Configures scrub address mode

[2] Reserved\_1

Unused bits

[1:0] trigger3\_now

Controls the trigger event associated with the channel operation.

# 3.3.254 scrub\_address\_min3\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_min3\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x11A4
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31						0
		scrub_ado	dress_min3_i	now		

#### Figure 3-254 scrub\_address\_min3\_now register bit assignments

The following shows the bit assignments.

# [31:0] scrub\_address\_min3\_now

Program to set the starting address for the scrub engine. When scrub\_addr\_mode3 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode3 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.255 scrub\_address\_max3\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_max3\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

# Configurations

There is only one DMC configuration.

#### Attributes

Offset0x11A8TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.

31						0
		scrub_add	lress_max3_	now		
		scrub_add	iress_max3_	now		

#### Figure 3-255 scrub\_address\_max3\_now register bit assignments

The following shows the bit assignments.

# [31:0] scrub\_address\_max3\_now

Program to set the ending address for the scrub engine. When scrub\_addr\_mode3 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode3 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.256 scrub\_control4\_now

Scrub engine channel control register.

The scrub\_control4\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


## Configurations

There is only one DMC configuration.

# Attributes

Offset	0x11B0
Туре	Read-only
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



# Figure 3-256 scrub\_control4\_now register bit assignments

The following shows the bit assignments.

# [31:29] Reserved\_6

Unused bits

# [28:24] outstanding\_request\_limit\_scrub4\_now

Configures the maximum number of oustanding scrub requests for scrub program 4 The supported range for this bitfield is 8-31.

# [23:20] Reserved 5

Unused bits

# [19:16] escalation\_count\_scrub4\_now

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

# [15:14] Reserved\_4

Unused bits

# [13] stop\_on\_page4\_now

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

# [12:9] qos\_for\_scrub4\_now

Configures QoS value of scrub operations

[8:7] Reserved\_3 Unused bits
[6] completion\_interrupt4\_now Configures whether to emit an event when the sequence completes
[5:4] Reserved\_2 Unused bits
[3] scrub\_addr\_mode4\_now Configures scrub address mode
[2] Reserved\_1 Unused bits
[1:0] trigger4\_now Controls the trigger event associated with the channel operation.

# 3.3.257 scrub\_address\_min4\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_min4\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


## Configurations

There is only one DMC configuration.

## Attributes

Offset0x11B4TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



# Figure 3-257 scrub\_address\_min4\_now register bit assignments

The following shows the bit assignments.

# [31:0] scrub\_address\_min4\_now

Program to set the starting address for the scrub engine. When scrub\_addr\_mode4 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode4 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.258 scrub\_address\_max4\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_max4\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

#### Configurations


There is only one DMC configuration.

#### Attributes

Offset 0x11B8

TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



# Figure 3-258 scrub\_address\_max4\_now register bit assignments

The following shows the bit assignments.

## [31:0] scrub\_address\_max4\_now

Program to set the ending address for the scrub engine. When scrub\_addr\_mode4 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode4 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.259 scrub\_control5\_now

Scrub engine channel control register.

The scrub\_control5\_now register characteristics are:

# Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


#### Configurations

There is only one DMC configuration.

## Attributes

Offset	0x11C0
Туре	Read-only
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



# Figure 3-259 scrub\_control5\_now register bit assignments

The following shows the bit assignments.

# [31:29] Reserved 6 Unused bits [28:24] outstanding request limit scrub5 now Configures the maximum number of oustanding scrub requests for scrub program 5 The supported range for this bitfield is 8-31. [23:20] Reserved 5 Unused bits [19:16] escalation count scrub5 now Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature) [15:14] Reserved 4 Unused bits [13] stop on page5 now Configures stop on page of scrub operations, scrub program will pause when reach page address if set [12:9] qos for scrub5 now Configures QoS value of scrub operations [8:7] Reserved 3 Unused bits [6] completion interrupt5 now Configures whether to emit an event when the sequence completes [5:4] Reserved 2 Unused bits [3] scrub addr mode5 now Configures scrub address mode [2] Reserved 1 Unused bits

[1:0] trigger5 now

Controls the trigger event associated with the channel operation.

#### 3.3.260 scrub\_address\_min5\_now

Configures the address space control for the scrub engine channel.

The scrub address min5 now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x11C4
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-260 scrub\_address\_min5\_now register bit assignments

The following shows the bit assignments.

## [31:0] scrub\_address\_min5\_now

Program to set the starting address for the scrub engine. When scrub\_addr\_mode5 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode5 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.261 scrub\_address\_max5\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_max5\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


# Configurations

There is only one DMC configuration.

# Attributes

Offset 0x11C8 Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-261 scrub\_address\_max5\_now register bit assignments

The following shows the bit assignments.

#### [31:0] scrub\_address\_max5\_now

Program to set the ending address for the scrub engine. When scrub\_addr\_mode5 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode5 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.262 scrub\_control6\_now

Scrub engine channel control register.

The scrub\_control6\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset 0x11D0 Type Read-only Reset 0x1F000000 Width 32

The following figure shows the bit assignments.



## Figure 3-262 scrub\_control6\_now register bit assignments

The following shows the bit assignments.

[31:29] Reserved\_6

Unused bits

[28:24] outstanding\_request\_limit\_scrub6\_now

Configures the maximum number of oustanding scrub requests for scrub program 6 The supported range for this bitfield is 8-31.

[23:20] Reserved 5

Unused bits

# [19:16] escalation\_count\_scrub6\_now

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

#### [15:14] Reserved\_4

Unused bits

# [13] stop\_on\_page6\_now

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

# [12:9] qos\_for\_scrub6\_now

Configures QoS value of scrub operations

[8:7] Reserved\_3

Unused bits

#### [6] completion\_interrupt6\_now

Configures whether to emit an event when the sequence completes

[5:4] Reserved\_2

Unused bits

# [3] scrub\_addr\_mode6\_now

Configures scrub address mode

[2] Reserved\_1

Unused bits

```
[1:0] trigger6_now
```

Controls the trigger event associated with the channel operation.

# 3.3.263 scrub\_address\_min6\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_min6\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x11D4
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31						0
		scrub_ado	dress_min6_	now		

#### Figure 3-263 scrub\_address\_min6\_now register bit assignments

The following shows the bit assignments.

# [31:0] scrub\_address\_min6\_now

Program to set the starting address for the scrub engine. When scrub\_addr\_mode6 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode6 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.264 scrub\_address\_max6\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_max6\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

# Configurations

There is only one DMC configuration.

#### Attributes

Offset0x11D8TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.

scrub_address_max6_now					

#### Figure 3-264 scrub\_address\_max6\_now register bit assignments

The following shows the bit assignments.

# [31:0] scrub\_address\_max6\_now

Program to set the ending address for the scrub engine. When scrub\_addr\_mode6 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode6 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.265 scrub\_control7\_now

Scrub engine channel control register.

The scrub\_control7\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x11E0
Туре	Read-only
Reset	0x1F000000
Width	32

The following figure shows the bit assignments.



# Figure 3-265 scrub\_control7\_now register bit assignments

The following shows the bit assignments.

# [31:29] Reserved\_6

Unused bits

# [28:24] outstanding\_request\_limit\_scrub7\_now

Configures the maximum number of oustanding scrub requests for scrub program 7 The supported range for this bitfield is 8-31.

#### [23:20] Reserved 5

Unused bits

# [19:16] escalation\_count\_scrub7\_now

Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)

# [15:14] Reserved\_4

Unused bits

# [13] stop\_on\_page7\_now

Configures stop\_on\_page of scrub operations, scrub program will pause when reach page address if set

# [12:9] qos\_for\_scrub7\_now

Configures QoS value of scrub operations

[8:7] Reserved\_3 Unused bits
[6] completion\_interrupt7\_now Configures whether to emit an event when the sequence completes
[5:4] Reserved\_2 Unused bits
[3] scrub\_addr\_mode7\_now Configures scrub address mode
[2] Reserved\_1 Unused bits
[1:0] trigger7\_now Controls the trigger event associated with the channel operation.

# 3.3.266 scrub\_address\_min7\_now

Configures the address space control for the scrub engine channel.

The scrub address min7 now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

## Configurations

There is only one DMC configuration.

## Attributes

Offset0x11E4TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



# Figure 3-266 scrub\_address\_min7\_now register bit assignments

The following shows the bit assignments.

# [31:0] scrub\_address\_min7\_now

Program to set the starting address for the scrub engine. When scrub\_addr\_mode7 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode7 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.267 scrub\_address\_max7\_now

Configures the address space control for the scrub engine channel.

The scrub\_address\_max7\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.

#### Configurations


There is only one DMC configuration.

#### Attributes

Offset 0x11E8

TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



# Figure 3-267 scrub\_address\_max7\_now register bit assignments

The following shows the bit assignments.

# [31:0] scrub\_address\_max7\_now

Program to set the ending address for the scrub engine. When scrub\_addr\_mode7 is set to physical\_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub\_addr\_mode7 is set to system\_address this register specifies the address in the same address format used by incoming system transactions.

# 3.3.268 feature\_control\_now

Control register for DMC features.

The feature\_control\_now register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x11F0
Туре	Read-only
Reset	0x0AA00000
Width	32

The following figure shows the bit assignments.



## Figure 3-268 feature\_control\_now register bit assignments

The following shows the bit assignments.

#### [31:29] Reserved\_3

Unused bits

#### [28] alert\_mode\_now

Configures the DMC behavior in response to dfi\_alert\_n being asserted.

------ Note

When performing DIMM CA training using the ALERT pin this mode must be set to interruptonly mode.

# [27:20] address\_mirroring\_mask\_now

Each bit determines if address mirroring as per the DDR3/DDR4 RDIMM Design Specification must be applied to the corresponding rank. Set to 1 to enable mirroring, 0 to disable. Normally, this bit must be set high for odd physical ranks.

#### [19] dfi\_err\_mode\_now

Configures the DMC behavior in response to dfi\_err being asserted.

# [18] lvl\_wakeup\_en\_now

Program to enable the DMC to bring a rank out of self-refresh to perform PHY training. This must not be enabled when using geardown mode.

# [17] mrs\_output\_inversion\_now

Program to enable output inversion for MRS commands for DDR4 DIMMs.

#### [16] address\_mirroring\_now

Program to enable address mirroring for ranks identified by address mirroring mask.

#### [15] trr\_enable\_now

Program to enable issue of Target Row Refresh command on detection of potential maximum activate count (tMAC) violation. Must only be enabled for memories supporting this command.

# [14] Reserved\_2

Unused bits

#### [13] temp\_poll\_after\_xsref\_now

Program to insert an automatic temperature status poll command following exit from self-refresh.

# [12:9] temp\_poll\_after\_n\_ref\_now

Program to insert an automatic temperature status poll command following issue of n AUTOREFRESH commands. 0 disables the functionality. 1 is RESERVED

#### [8] zqcs\_after\_xsref\_now

Program to insert an automatic ZQC short calibration command following exit from self-refresh.

#### [7:4] zqcs\_after\_n\_ref\_now

Program to insert an automatic ZQC short calibration command following n refreshes. 0 - disables the functionality. 1 is RESERVED

# [3] two\_t\_timing\_now

Program to enable or disable 2T command timing.

# [2] Reserved\_1

Unused bits

# [1] crc\_enable\_now

Program to enable or disable Cyclic Redundancy Check (CRC) functionality on write data.

#### — Note —

When you enable CRC, the parameters t\_wr, t\_wtr and t\_wtw must be extended by one cycle to accommodate the CRC functionality.

## [0] write\_dbi\_enable\_now

Program to enable or disable Data Bus Inversion (DBI) functionality for writes.

# 3.3.269 mux\_control\_now

Control muxing options for the DMC.

The mux\_control\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

# Attributes

Offset 0x11F4 Type Read-only Reset 0x00000000 Width 32

The following figure shows the bit assignments.




Figure 3-269 mux\_control\_now register bit assignments

The following shows the bit assignments.

#### [31:11] Reserved\_1

Unused bits

# [10:8] cid\_mask\_now

Program to mask inclusion of dfi\_cid[2:0] output in parity calculation, where for each bit of cid\_mask[2:0] a value of 1 means include the corresponding bit of dfi\_cid[2:0].

# [7:6] rst\_mux\_control\_now

Program to control muxing of dfi\_reset\_n output for DIMM applications.

[5:4] ck\_mux\_control\_now

Program to control muxing of dfi\_ck output for DIMM applications.

#### [3:2] cke\_mux\_control\_now

Program to control muxing of dfi\_cke output for DIMM applications.

# [1:0] cs\_mux\_control\_now

Program to control muxing of dfi\_cs\_n output for DIMM applications.

# 3.3.270 rank\_remap\_control\_now

Control register for rank remap.

The rank\_remap\_control\_now register characteristics are:

# Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


# Configurations

There is only one DMC configuration.

Attributes

Offset 0x11F8 Type Read-only Reset 0x76543210 Width 32

The following figure shows the bit assignments.



# Figure 3-270 rank\_remap\_control\_now register bit assignments

The following shows the bit assignments.

#### [31] rank\_mask\_cs7\_now

Program to cause the DMC to abort all transactions to DRAM rank 7. Can be used to block transactions to a rank that is in maximum power down.

# [30:28] rank\_remap\_cs7\_now

Program to remap rank address 7 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

# [27] rank\_mask\_cs6\_now

Program to cause the DMC to abort all transactions to DRAM rank 6. Can be used to block transactions to a rank that is in maximum power down.

#### [26:24] rank\_remap\_cs6\_now

Program to remap rank address 6 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [23] rank\_mask\_cs5\_now

Program to cause the DMC to abort all transactions to DRAM rank 5. Can be used to block transactions to a rank that is in maximum power down.

#### [22:20] rank\_remap\_cs5\_now

Program to remap rank address 5 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

# [19] rank\_mask\_cs4\_now

Program to cause the DMC to abort all transactions to DRAM rank 4. Can be used to block transactions to a rank that is in maximum power down.

#### [18:16] rank\_remap\_cs4\_now

Program to remap rank address 4 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [15] rank\_mask\_cs3\_now

Program to cause the DMC to abort all transactions to DRAM rank 3. Can be used to block transactions to a rank that is in maximum power down.

# [14:12] rank\_remap\_cs3\_now

Program to remap rank address 3 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

# [11] rank\_mask\_cs2\_now

Program to cause the DMC to abort all transactions to DRAM rank 2. Can be used to block transactions to a rank that is in maximum power down.

#### [10:8] rank\_remap\_cs2\_now

Program to remap rank address 2 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [7] rank\_mask\_cs1\_now

Program to cause the DMC to abort all transactions to DRAM rank 1. Can be used to block transactions to a rank that is in maximum power down.

#### [6:4] rank\_remap\_cs1\_now

Program to remap rank address 1 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### [3] rank\_mask\_cs0\_now

Program to cause the DMC to abort all transactions to DRAM rank 0. Can be used to block transactions to a rank that is in maximum power down.

# [2:0] rank\_remap\_cs0\_now

Program to remap rank address 0 to DRAM rank 0..7. Used to remap ranks when replacing DIMMs.

#### 3.3.271 scrub\_control\_now

Scrub engine channel control register.

The scrub\_control\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.


## Configurations

There is only one DMC configuration.

# Attributes

Offset0x11FCTypeRead-onlyReset0x00001F00Width32

The following figure shows the bit assignments.



# Figure 3-271 scrub\_control\_now register bit assignments

The following shows the bit assignments.

# [31:15] Reserved\_2

Unused bits

## [14:8] outstanding\_scrub\_request\_limit\_now

Configures the maximum number of oustanding scrub requests across all scrub programs The supported range for this bitfield is 1-127.

- [7:3] Reserved\_1
  - Unused bits

## [2:0] escalation\_prescalar\_scrub\_now

Configures escalation prescalar period for use across all scrub programs

# 3.3.272 t\_refi\_now

Configures the refresh interval timing parameter. It must be programmed to the device average all-bank AUTOREFRESH interval, divided by 8.

The t refi now register characteristics are:

# Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

# Configurations

There is only one DMC configuration.

# Attributes

Offset 0x1200 Type Read-only Reset 0x00090100 Width 32

The following figure shows the bit assignments.

31	21 20	16 15 11	10	0
Reserved_3	Reserved_2	Reserved_1	t_refi_now	

#### Figure 3-272 t\_refi\_now register bit assignments

The following shows the bit assignments.

[31:21] Reserved\_3 Unused bits
[20:16] Reserved\_2 Unused bits
[15:11] Reserved\_1 Unused bits
[10:0] t\_refi\_now t\_refi\_now bitfield. The supported range for this bitfield is 63-2047.

# 3.3.273 t\_rfc\_now

Configures the tRFC timing parameter. This determines the delay applied after an AUTOREFRESH command before any other command is issued to the same rank.

The t\_rfc\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

# Configurations

There is only one DMC configuration.

# Attributes

Offset0x1204TypeRead-onlyReset0x00008C23Width32

The following figure shows the bit assignments.




Figure 3-273 t\_rfc\_now register bit assignments

The following shows the bit assignments.

#### [31:28] Reserved\_1

Unused bits

#### [27:20] t rfc cs now

Configures the minimum delay between AUTOREFRESH operations to different ranks. The supported range for this bitfield is 0-255.

## [19:10] t\_rfcfg\_now

Configures the tRFC timing parameter for fine-grained AUTOREFRESH operations. The supported range for this bitfield is 2-700.

#### [9:0] t\_rfc\_now

Configures the tRFC timing parameter for all-bank AUTOREFRESH operations. The supported range for this bitfield is 2-700.

# 3.3.274 t\_mrr\_now

Configures the tMRR timing parameter. This determines the Mode Register Read (including Multi-Purpose Register Reads) command delay before any other command is issued to the same rank. Use this value to determine the data cycles returned as a result of an MRR command.

The t\_mrr\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations


There is only one DMC configuration.

# Attributes

Offset	0x1208
Туре	Read-only
Reset	0x00000002

### Width 32

The following figure shows the bit assignments.



#### Figure 3-274 t\_mrr\_now register bit assignments

The following shows the bit assignments.

[31:9] Reserved\_2 Unused bits
[8:7] Reserved\_1 Unused bits
[6:0] t\_mrr\_now t\_mrr\_now bitfield. The supported range for this bitfield is 1-127.

### 3.3.275 t\_mrw\_now

Configures the tMRW timing parameter. This determines the delay applied after a Mode Register Write (including Multi-Purpose Register Writes) command before any other command is issued to the same rank. Use this value for all delays associated with mode register write and set commands, so the largest of these delays must be programmed.

The t\_mrw\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x120C
Туре	Read-only
Reset	0x0000000C
Width	32

The following figure shows the bit assignments.



#### Figure 3-275 t\_mrw\_now register bit assignments

The following shows the bit assignments.

#### [31:7] Reserved\_1

Unused bits

#### [6:0] t\_mrw\_now

t\_mrw\_now bitfield. The supported range for this bitfield is 12-127.

### 3.3.276 t\_rdpden\_now

Configures the tRDPDEN timing parameter. This determines the delay applied after a Read command before a power down command can be issued to the same rank.

The t\_rdpden\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1210
Туре	Read-only
Reset	0x0000000A
Width	32

The following figure shows the bit assignments.

31				7	6		0
		Reserved_	1		t_rdp	den_now	

#### Figure 3-276 t\_rdpden\_now register bit assignments

The following shows the bit assignments.

#### [31:7] Reserved\_1

Unused bits

# [6:0] t\_rdpden\_now

t\_rdpden\_now bitfield. The supported range for this bitfield is 10-126.

### 3.3.277 t\_rcd\_now

Configures the tRCD timing parameter. This determines the delay applied after an ACTIVATE command before a READ or WRITE command is issued to the same bank.

The t\_rcd\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

#### Attributes

Offset0x1218TypeRead-onlyReset0x00000005Width32

The following figure shows the bit assignments.

31						5	4	0
Reserved_1						t_rcd_now	v	

#### Figure 3-277 t\_rcd\_now register bit assignments

The following shows the bit assignments.

### [31:5] Reserved\_1

Unused bits

### [4:0] t\_rcd\_now

t\_rcd\_now bitfield. The supported range for this bitfield is 4-18.

### 3.3.278 t\_ras\_now

Configures the tRAS timing parameter. This determines the delay applied after an ACTIVATE command before a PRECHARGE command is issued to the same bank.

The t\_ras\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

### Attributes

Offset0x121CTypeRead-onlyReset0x0000000EWidth32

The following figure shows the bit assignments.

31					6	5		0
		Reserved	i_1			t_r	as_now	

### Figure 3-278 t\_ras\_now register bit assignments

The following shows the bit assignments.

# [31:6] Reserved\_1

Unused bits

#### [5:0] t\_ras\_now

t\_ras\_now bitfield. The supported range for this bitfield is 8-39.

### 3.3.279 t\_rp\_now

Configures the tRP timing parameter. This determines the delay applied after a PRECHARGE command before any other command is issued to the same bank.

The t\_rp\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1220
Туре	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.



#### Figure 3-279 t\_rp\_now register bit assignments

[31:5] Reserved\_1

Unused bits

[4:0] t\_rp\_now

t\_rp\_now bitfield. The supported range for this bitfield is 4-18.

### 3.3.280 t\_rpall\_now

Configures the tRPALL timing parameter. This determines the delay applied after a PRECHARGEALL command before any other command is issued to the same rank.

The t\_rpall\_now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x1224TypeRead-onlyReset0x00000005Width32

The following figure shows the bit assignments.



### Figure 3-280 t\_rpall\_now register bit assignments

The following shows the bit assignments.

- [31:5] Reserved 1
  - Unused bits

[4:0] t\_rpall\_now

t\_rpall\_now bitfield. The supported range for this bitfield is 4-18.

### 3.3.281 t\_rrd\_now

Configures the tRRD timing parameter. This determines the delay applied after an ACTIVATE command before another ACTIVATE command is issued to the same rank. The \_l and \_s fields apply to the same bank group, and a different bank group, respectively, as described in the DDR4 specification.

The t\_rrd\_now register characteristics are:

### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

Attributes

Offset0x1228TypeRead-onlyReset0x00000404Width32



#### Figure 3-281 t\_rrd\_now register bit assignments

The following shows the bit assignments.

[31:20] Reserved\_3 Unused bits

[19:16] t rrd cs now

t rrd cs now bitfield. The supported range for this bitfield is 0-15.

- [15:12] Reserved\_2
  - Unused bits
- [11:8] t\_rrd\_l\_now

t\_rrd\_l\_now bitfield. The supported range for this bitfield is 1-15.

[7:4] Reserved\_1

Unused bits

[3:0] t\_rrd\_s\_now

t\_rrd\_s\_now bitfield. The supported range for this bitfield is 1-15.

### 3.3.282 t\_act\_window\_now

Configures the tFAW and tMAWi timing parameters.

The t\_act\_window\_now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x122C
Туре	Read-only
Reset	0x03560014
Width	32

The following figure shows the bit assignments.

31 26	25	16 15	6	5	0
Reserved_2	t_mawi_now	Rese	rved_1	t_faw_now	

### Figure 3-282 t\_act\_window\_now register bit assignments

The following shows the bit assignments.

### [31:26] Reserved\_2

### Unused bits

[25:16] t\_mawi\_now

Sets the value of the average delay required between ACTIVATE commands to the same row to not violate tMAC in tMAW. Must be programmed to (tMAW/(tMAC/2)).

### [15:6] Reserved\_1

Unused bits

#### [5:0] t\_faw\_now

The DMC does not issue more than 4 ACTIVATE commands within a rolling tFAW window. The supported range for this bitfield is 8-63.

### 3.3.283 t\_rtr\_now

Configures the read-to-read timing parameter. This determines the READ to READ command delay applied between reads to the same chip, other bank group (t\_rtr\_s), same chip, same bank group (t\_rtr\_l), and different chip-selects (t\_rtr\_cs).

The t\_rtr\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x1234 Type Read-only Reset 0x00060404 Width 32

The following figure shows the bit assignments.



### Figure 3-283 t\_rtr\_now register bit assignments

The following shows the bit assignments.

# [31:25] Reserved\_4 Unused bits [24] t\_rtr\_skip\_now Enable when using 2tck preamble to prevent transactions being spaced by t\_rtr + 1. [23:21] Reserved\_3 Unused bits [20:16] t\_rtr\_cs\_now t\_rtr\_cs\_now bitfield. The supported range for this bitfield is 6-31. [15:13] Reserved\_2 Unused bits [12:8] t\_rtr\_l\_now t\_rtr\_l\_now bitfield. The supported range for this bitfield is 4-31.

# [7:5] Reserved\_1

# Unused bits

# [4:0] t\_rtr\_s\_now

t\_rtr\_s\_now bitfield. The supported range for this bitfield is 4-31.

### 3.3.284 t\_rtw\_now

Configures the read-to-write timing parameter. This determines the READ to WRITE command delay applied between issued commands to the same chip, other bank group (t\_rtw\_s), same chip, same bank group (t\_trw\_l), and other chip-selects (t\_rtw\_cs).

The t rtw now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x1238 Type Read-only Reset 0x00060606 Width 32

The following figure shows the bit assignments.



### Figure 3-284 t\_rtw\_now register bit assignments

The following shows the bit assignments.

[31:21] Reserved\_3 Unused bits
[20:16] t\_rtw\_cs\_now t\_rtw\_cs\_now bitfield. The supported range for this bitfield is 4-31.
[15:13] Reserved\_2 Unused bits
[12:8] t\_rtw\_l\_now t\_rtw\_l\_now bitfield. The supported range for this bitfield is 4-31.
[7:5] Reserved\_1 Unused bits

#### [4:0] t\_rtw\_s\_now

t\_rtw\_s\_now bitfield. The supported range for this bitfield is 4-31.

### 3.3.285 t\_rtp\_now

Configures the read-to-precharge timing parameter. This determines the READ to PRECHARGE command delay applied between issued commands to the same bank.

The t\_rtp\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	Øx123C
Туре	Read-only
Reset	0x00000004
Width	32

The following figure shows the bit assignments.



### Figure 3-285 t\_rtp\_now register bit assignments

The following shows the bit assignments.

- [31:4] Reserved\_1
  - Unused bits
- [3:0] t\_rtp\_now

t\_rtp\_now bitfield. The supported range for this bitfield is 4-15.

### 3.3.286 t\_wr\_now

Configures the tWR timing parameter. This determines the write recovery time and is used as the delay applied between the issue of a WRITE command and subsequent commands, other than WRITEs, to the same bank. This must take into account CRC timing requirements.

The t\_wr\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1244
Туре	Read-only
Reset	0x00000005
Width	32

The following figure shows the bit assignments.

31				6	5		0
	Res	served_1			t_v	wr_now	

#### Figure 3-286 t\_wr\_now register bit assignments

The following shows the bit assignments.

[31:6] Reserved 1

Unused bits

[5:0] t\_wr\_now

t wr now bitfield. The supported range for this bitfield is 5-63.

### 3.3.287 t\_wtr\_now

Configures the write-to-read timing parameter, for both same chip, other bank group (tWTR\_s), same chip, same bank group (t\_WTR\_l), and alternate chip (tWTR\_cs). These must take into account CRC timing requirements.

The t wtr now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x1248 Type Read-only Reset 0x00040505 Width 32

The following figure shows the bit assignments.



### Figure 3-287 t\_wtr\_now register bit assignments

The following shows the bit assignments.

[31:22] Reserved\_3 Unused bits
[21:16] t\_wtr\_cs\_now t\_wtr\_cs\_now bitfield. The supported range for this bitfield is 2-63.
[15:14] Reserved\_2 Unused bits
[13:8] t\_wtr\_l\_now t\_wtr\_l\_now bitfield. The supported range for this bitfield is 5-63.
[7:6] Reserved\_1 Unused bits
[5:0] t\_wtr\_s\_now t\_wtr\_s\_now bitfield. The supported range for this bitfield is 5-63.

### 3.3.288 t\_wtw\_now

Configures the write-to-write timing parameter for same chip, other bank group (t\_wtw\_s), same chip, same bank group (t\_wtw\_l), alternate chip (t\_wtw\_cs) writes. These must take into account CRC timing requirements.

The t\_wtw\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations


There is only one DMC configuration.

#### Attributes

Offset 0x124C

Туре	Read-only
Reset	0x00060404
Width	32

The following figure shows the bit assignments.



### Figure 3-288 t\_wtw\_now register bit assignments

The following shows the bit assignments.

[31:25] Reserved\_4

### Unused bits

### [24] t\_wtw\_skip\_now

Enable when using 2tck preamble to prevent transactions being spaced by  $t_wtw + 1$ .

### [23:22] Reserved\_3

Unused bits

[21:16] t\_wtw\_cs\_now

t\_wtw\_cs\_now bitfield. The supported range for this bitfield is 6-35.

- [15:14] Reserved\_2
  - Unused bits
- [13:8] t\_wtw\_l\_now

t\_wtw\_l\_now bitfield. The supported range for this bitfield is 4-35.

[7:6] Reserved\_1

Unused bits

[5:0] t\_wtw\_s\_now

t\_wtw\_s\_now bitfield. The supported range for this bitfield is 4-35.

### 3.3.289 t\_xmpd\_now

Configures the command delay between exiting Maximum Power Down and a subsequent command to that rank.

The t\_xmpd\_now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x1254 Type Read-only Reset 0x00003FF Width 32

31			12	11		0
	F	Reserved_1		t_xmp	od_now	

#### Figure 3-289 t\_xmpd\_now register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_1

Unused bits

[11:0] t\_xmpd\_now

t\_xmpd\_now bitfield. The supported range for this bitfield is 1-4094.

### 3.3.290 t\_ep\_now

Configures the enter power-down timing parameter. This parameter is applied between the issue of an active or precharge power down request and subsequent commands to the same rank.

The t\_ep\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset0x1258TypeRead-onlyReset0x00000002Width32

The following figure shows the bit assignments.



#### Figure 3-290 t\_ep\_now register bit assignments

The following shows the bit assignments.

#### [31:8] Reserved\_1

Unused bits

#### [7:0] t\_ep\_now

t\_ep\_now bitfield. The supported range for this bitfield is 1-255.

### 3.3.291 t\_xp\_now

Configures the exit power-down timing parameter for operations that do not require a DLL (tXP), and those that do (tXPDLL). t\_xpdll must be greater than or equal to tRCD and tCKE. t\_xp must be greater than or equal to tMPX\_S.

The t\_xp\_now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x125C
Туре	Read-only
Reset	0x00060002
Width	32

The following figure shows the bit assignments.



### Figure 3-291 t\_xp\_now register bit assignments

The following shows the bit assignments.

### [31:24] Reserved\_2

### Unused bits

# [23:16] t\_xpdll\_now

This delay is applied for subsequent commands requiring a DLL The supported range for this bitfield is 5-255.

#### [15:8] Reserved 1

Unused bits

#### [7:0] t\_xp\_now

This delay is applied for subsequent commands not requiring a DLL The supported range for this bitfield is 1-255.

### 3.3.292 t\_esr\_now

Configures the enter self-refresh timing parameter. This parameter is applied between issue of an enter self-refresh request and subsequent commands to the same rank.

The t\_esr\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

# Configurations

There is only one DMC configuration.

#### Attributes

Offset0x1260TypeRead-onlyReset0x000000EWidth32

The following figure shows the bit assignments.

31				8	7		0
		Reserved_1			t_e	sr_now	

### Figure 3-292 t\_esr\_now register bit assignments

The following shows the bit assignments.

### [31:8] Reserved\_1

Unused bits

[7:0] t\_esr\_now

t\_esr\_now bitfield. The supported range for this bitfield is 1-255.

### 3.3.293 t\_xsr\_now

Configures the exit self-refresh timing parameter. This parameter is applied between the issue of an exit self-refresh request and subsequent commands to the same rank.

The t\_xsr\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1264
Туре	Read-only
Reset	0x05120100
Width	32

The following figure shows the bit assignments.

31	27 26		16 15	10 9	)	0
Reserve	ed_2	t_xsrdll_now	Reserve	d_1	t_xsr_now	

### Figure 3-293 t\_xsr\_now register bit assignments

The following shows the bit assignments.

#### [31:27] Reserved 2

Unused bits

#### [26:16] t\_xsrdll\_now

This delay is applied for subsequent commands requiring a DLL. The supported range for this bitfield is 1-2047.

#### [15:10] Reserved\_1

Unused bits

### [9:0] t\_xsr\_now

This delay is applied for subsequent commands not requiring a DLL. The supported range for this bitfield is 1-1023.

### 3.3.294 t\_esrck\_now

Configures the delay between entering self-refresh and disabling the DRAM clock. This parameter is applied when stopping the clock when in self-refresh and when in a maximum power-down state.

The t\_esrck\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1268
Туре	Read-only
Reset	0x00000005
Width	32

31				5	4	0
		Reserve	ed_1		t_esrck_nov	w

#### Figure 3-294 t\_esrck\_now register bit assignments

The following shows the bit assignments.

[31:5] Reserved\_1

Unused bits

[4:0] t\_esrck\_now

t\_esrck\_now bitfield. The supported range for this bitfield is 1-31.

#### 3.3.295 t\_ckxsr\_now

Configures the delay between DRAM clock enable and exiting self-refresh. This parameter is applied when re-instating the clock when in self-refresh and when in a maximum power-down state.

The t\_ckxsr\_now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

### Attributes

Offset0x126CTypeRead-onlyReset0x0000001Width32

The following figure shows the bit assignments.



#### Figure 3-295 t\_ckxsr\_now register bit assignments

The following shows the bit assignments.

### [31:5] Reserved\_1

# Unused bits

```
[4:0] t_ckxsr_now
```

t\_ckxsr\_now bitfield. The supported range for this bitfield is 1-31.

# 3.3.296 t\_cmd\_now

Configures command signalling timing.

The t\_cmd\_now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

#### Attributes

Offset 0x1270

TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.




Figure 3-296 t\_cmd\_now register bit assignments

The following shows the bit assignments.

[31:12] Reserved\_2

Unused bits

### [11:8] t\_cal\_now

Specifies the Command Address latency at the DDR4 device. The supported range for this bitfield is 0-10.

------ Note -----

t\_cal must be zero when you use RDIMMs.

### [7:4] Reserved 1

Unused bits

#### [3:0] t\_cmd\_lat\_now

Specifies the number of DFI clocks after the dfi\_cs\_n signal is asserted until the associated command and address bus is driven. The supported range for this bitfield is 0-10.

### 3.3.297 t\_parity\_now

Parity latencies t\_parinlat and t\_completion.

The t\_parity\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1274
Туре	Read-only
Reset	0x00000900
Width	32

The following figure shows the bit assignments.



#### Figure 3-297 t\_parity\_now register bit assignments

The following shows the bit assignments.

### [31:14] Reserved\_2

# Unused bits [13:8] t completion now

Determines the DMC clock cycle delay between when the dfi\_cs\_n signal is asserted and the cycle in which that command can be considered complete. In programming this value, you must consider the DFI timing parameters t\_wrdata\_delay, t\_error\_resp, t\_crcmax\_lat, and

t\_phyrdlatmax to ensure all have expired, where applicable, within t\_completion cycles. The supported range for this bitfield is 9-60.

### [7:2] Reserved\_1

Unused bits

### [1:0] t\_parin\_lat\_now

Specifies the number of DFI clocks between when the dfi\_cs\_n signal is asserted and when the associated dfi\_parity\_in signal is driven. The supported range for this bitfield is 0-3.

### 3.3.298 t\_zqcs\_now

Configures the delay to apply following a ZQC-Short calibration command.

The t\_zqcs\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x1278TypeRead-onlyReset0x00000040Width32

The following figure shows the bit assignments.



### Figure 3-298 t\_zqcs\_now register bit assignments

The following shows the bit assignments.

### [31:10] Reserved\_1

Unused bits

[9:0] t\_zqcs\_now

t\_zqcs\_now bitfield. The supported range for this bitfield is 2-1023.

### 3.3.299 t\_rddata\_en\_now

Determines the time between a READ command commencing on the DFI interface, and the assertion of the dfi read en signal.

The t\_rddata\_en\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1300
Туре	Read-only
Reset	0x00000001
Width	32

The following figure shows the bit assignments.




Figure 3-299 t\_rddata\_en\_now register bit assignments

The following shows the bit assignments.

#### [31:21] Reserved\_3

Unused bits

### [20:16] t\_phyrdcslat\_now

Specifies the number of DFI PHY clocks between a READ command commencing on the DFI interface (assertion of chip-select), and when the associated dfi\_rddata\_cs\_n signal is asserted. The supported range for this bitfield is 0-31.

### [15:14] Reserved\_2

Unused bits

### [13:8] t\_rddata\_en\_diff\_now

Describes a PHY specific value useful for aligning t\_rddata\_en for a specific PHY. This value has no effect on the controller. The supported range for this bitfield is 0-40.

#### [7:6] Reserved\_1

Unused bits

#### [5:0] t\_rddata\_en\_now

t\_rddata\_en\_now bitfield. The supported range for this bitfield is 0-40.

### 3.3.300 t\_phyrdlat\_now

Determines the maximum possible time between the assertion of the dfi\_read\_en signal, and the assertion of the dfi\_rddata\_valid signal by the PHY.

The t\_phyrdlat\_now register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x1304 Type Read-only Reset 0x0000000 Width 32



#### Figure 3-300 t\_phyrdlat\_now register bit assignments

The following shows the bit assignments.

#### [31:6] Reserved\_1

Unused bits

# [5:0] t\_phyrdlat\_now

Determines the maximum time between the assertion of the dfi\_read\_en signal and the assertion of the dfi\_rddata\_valid signal by the PHY. The supported range for this bitfield is 2-62.

### 3.3.301 t\_phywrlat\_now

Determines the time between a WRITE command commencing on the DFI interface, and the assertion of the dfi\_wrdata\_en, dfi\_wrdata\_cs and dfi\_wrdata signals.

The t\_phywrlat\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset0x1308TypeRead-onlyReset0x00000001Width32

The following figure shows the bit assignments.



#### Figure 3-301 t\_phywrlat\_now register bit assignments

The following shows the bit assignments.

### [31:25] Reserved\_4

Unused bits

### [24] t\_phywrdata\_now

Determines the time between the assertion of the dfi\_wrdata\_en and dfi\_wrdata signals. The supported range for this bitfield is 0-1.

#### [23:21] Reserved 3

Unused bits

### [20:16] t\_phywrcslat\_now

Specifies the number of DFI PHY clocks between when a write command is sent on the DFI control interface (dfi\_cs\_n assertion) and when the associated dfi\_wrdata\_cs\_n signal is asserted. The supported range for this bitfield is 0-31.

### [15:13] Reserved 2

Unused bits

### [12:8] t\_phywrlat\_diff\_now

Describes the PHY specific value useful for aligning t\_phywrlat for a specific PHY. This value has no effect on the controller. The supported range for this bitfield is 0-31.

### [7:5] Reserved\_1

Unused bits

# [4:0] t\_phywrlat\_now

Determines the time between a WRITE command commencing on the DFI interface, and the assertion of the dfi\_wrdata\_en signal. The supported range for this bitfield is 0-31.

#### 3.3.302 rdlvl\_control\_now

Determines the DMC behavior during read training operations. See the PHY training interface section of the Integration Manual for more details on PHY training.

The rdlvl\_control\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1310
Туре	Read-only
Reset	0x00001080
Width	32

The following figure shows the bit assignments.



### Figure 3-302 rdlvl\_control\_now register bit assignments

```
[31:25] Reserved_7
Unused bits
```

### [24] rdlvl\_preamble\_now

For DDR4 program to enable or disable issue of preamble training mode MRS prior to performing read leveling training.

### [23:20] Reserved\_6

Unused bits

### [19:16] rdlvl\_pattern\_now

Program the value to be driven onto dfi\_lvl\_pattern during training. The DMC ignores the value. For default DFI encodings see the DFI specification [5].

#### [15] Reserved\_5

Unused bits

#### [14] rdlvl\_err\_en\_now

If enabled replay commands because of dfi\_err during training.

#### [13] refresh\_dur\_rdlvl\_now

Program to enable AUTOREFRESH commands to be generated during training operations. When enabled (1'b1), the DMC exits a training sequence to perform refresh.

#### [12] rdlvl refresh now

Program to enable or disable issue of an AUTOREFRESH command prior to performing read leveling training.

### [11] Reserved\_4

Unused bits

#### [10:9] rdlvl\_command\_ba1\_0\_now

Program the BA address to use for training commands.

### [8] Reserved\_3

Unused bits

[7:5] Reserved\_2

# Unused bits

# [4] rdlvl\_setup\_now

Program the command that sets up the DRAM for read leveling training.

[3:1] Reserved\_1

#### Unused bits

### [0] rdlvl\_mode\_now

Program the mode used for read leveling training.

#### 3.3.303 rdlvl\_mrs\_now

Determines the Mode Register command to use to place the DRAM into a training mode for read training, when enabled by the rdlvl\_control register. See the PHY interface section of the Integration Manual for more information on PHY training.

The rdlvl\_mrs\_now register characteristics are:

#### **Usage constraints**

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x1314 Type Read-only Reset 0x00000004 Width 32

31			13 12		0
	Res	erved_1		rdlvl_mrs_now	

#### Figure 3-303 rdlvl\_mrs\_now register bit assignments

The following shows the bit assignments.

### [31:13] Reserved\_1

Unused bits

#### [12:0] rdlvl\_mrs\_now

Program the Mode Register command the DMC uses to place the DRAM into training mode. Set address bits [2:0] for the Mode Register write to MR3.

### 3.3.304 t\_rdlvl\_en\_now

Configures the t\_rdlvl\_en timing parameter. This specifies the cycle delay between asserting dfi\_rdlvl\_en and the first training command, and also the cycle delay between deasserting dfi\_rdlvl\_en and performing any subsequent command. It also specifies the minimum delay between training commands and refreshes during training.

The t\_rdlvl\_en\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1318
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



### Figure 3-304 t\_rdlvl\_en\_now register bit assignments

The following shows the bit assignments.

### [31:6] Reserved\_1

Unused bits

[5:0] t\_rdlvl\_en\_now

t\_rdlvl\_en\_now bitfield. The supported range for this bitfield is 1-63.

### 3.3.305 t\_rdlvl\_rr\_now

Configures the t\_rdlvl\_rr timing parameter. This specifies the cycle delay between training commands. It also specifies the minimum delay between the last training command and deasserting dfi\_rdlvl\_en after observing dfi\_rdlvl\_resp.

The t rdlvl rr now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x131C
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-305 t\_rdlvl\_rr\_now register bit assignments

The following shows the bit assignments.

#### [31:10] Reserved\_1

Unused bits

#### [9:0] t\_rdlvl\_rr\_now

t\_rdlvl\_rr\_now bitfield. The supported range for this bitfield is 4-1023.

#### 3.3.306 wrlvl\_control\_now

Determines the DMC behavior during write training operations. See the PHY training interface section of the Integration Manual for more information on PHY training.

The wrlvl\_control\_now register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

#### Attributes

Offset	0x1320
Туре	Read-only
Reset	0x00001000
Width	32



#### Figure 3-306 wrlvl\_control\_now register bit assignments

The following shows the bit assignments.

[31:20] Reserved 7

Unused bits

[19:16] wrlvl\_pattern\_now

Program the value to be driven onto dfi\_lvl\_pattern during training. The DMC ignores the value. For default DFI encodings see the DFI specification [5]. The supported range for this bitfield is 0-15.

# [15] Reserved\_6

Unused bits

#### [14] wrlvl err en now

If enabled replay commands because of dfi\_err during training.

#### [13] refresh\_dur\_wrlvl\_now

Program to enable AUTOREFRESH commands to be generated during training operations. When enabled (1'b1), the DMC exits a training sequence to perform refresh.

#### [12] wrlvl\_refresh\_now

Program to enable or disable issue of an AUTOREFRESH command prior to performing write leveling training.

[11] Reserved\_5

Unused bits

[10:9] Reserved\_4

Unused bits

- [8] Reserved\_3
  - Unused bits
- [7:5] Reserved\_2

```
Unused bits
```

[4] wrlvl\_setup\_now

Program the command that sets up the DRAM for write leveling training.

- [3:1] Reserved\_1
  - Unused bits
- [0] wrlvl mode now

Program the mode used for write leveling training.

#### 3.3.307 wrlvl\_mrs\_now

Determines the Mode Register command that the DMC must use to put the DRAM into a training mode for write levelling. You enable this function with the wrlvl\_control Register. See the PHY training interface section of the Integration Manual for more information.

The wrlvl\_mrs\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1324
Туре	Read-only
Reset	0x00000086
Width	32

The following figure shows the bit assignments.

31			13	3 12		0
	Reserve	:d_1		wrlvl_m	nrs_now	

Figure 3-307 wrlvl\_mrs\_now register bit assignments

The following shows the bit assignments.

#### [31:13] Reserved\_1

Unused bits

#### [12:0] wrlvl\_mrs\_now

Program the command the DMC uses to place the DRAM into training mode. Set address bits [12:0] for the Mode Register write to MR1.

### 3.3.308 t\_wrlvl\_en\_now

Configures the t\_wrlvl\_en timing parameter. Specifies the cycle delay between asserting ODT for training and asserting dfi\_wrlvl\_en, the delay between asserting dfi\_wrlvl\_en and the first training command, the delay between deasserting dfi\_wrlvl\_en and de-asserting ODT, and deasserting ODT to any subsequent command. It is also used between ODT transitions and refreshes generated during training.

The t\_wrlvl\_en\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1328
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-308 t\_wrlvl\_en\_now register bit assignments

[31:6] Reserved\_1 Unused bits

[5:0] t\_wrlvl\_en\_now

t\_wrlvl\_en\_now bitfield. The supported range for this bitfield is 1-63.

### 3.3.309 t\_wrlvl\_ww\_now

Configures the t\_wrlvl\_ww timing parameter. Specifies the cycle delay between training commands. Also specifies the minimum delay between the last training command and de-asserting dfi\_wrlvl\_en on observing dfi\_wrlvl\_resp.

The t\_wrlvl\_ww\_now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset0x132CTypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.

31				10 9			0
	Res	served_1			t_v	vrlvl_ww_now	

### Figure 3-309 t\_wrlvl\_ww\_now register bit assignments

The following shows the bit assignments.

### [31:10] Reserved\_1

### Unused bits

### [9:0] t\_wrlvl\_ww\_now

t\_wrlvl\_ww\_now bitfield. The supported range for this bitfield is 1-1023.

### 3.3.310 phy\_power\_control\_now

Configures the low-power requests made to the PHY for the different channel states.

The phy power control now register characteristics are:

### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x1348 Type Read-only Reset 0x0000000 Width 32



#### Figure 3-310 phy\_power\_control\_now register bit assignments

The following shows the bit assignments.

#### [31:28] Reserved\_2

Unused bits

### [27:24] lp\_wakeup\_arch\_now

Program the PHY wakeup encoding for PHY low-power requests when entering LOW-POWER architectural state. The supported range for this bitfield is 0-15.

### [23:20] lp\_wakeup\_mpd\_now

Program the PHY wakeup encoding for PHY low-power requests when in MPD. The supported range for this bitfield is 0-15.

#### [19:16] lp\_wakeup\_sref\_now

Program the PHY wakeup encoding for PHY low-power requests when in self-refresh. The supported range for this bitfield is 0-15.

### [15:12] lp\_wakeup\_pd\_now

Program the PHY wakeup encoding for PHY low-power requests when powered down. The supported range for this bitfield is 0-15.

#### [11:8] lp\_wakeup\_idle\_now

Program the PHY wakeup encoding for PHY low-power requests when idle. The supported range for this bitfield is 0-15.

[7:5] Reserved\_1

Unused bits

### [4] lp\_arch\_en\_now

Program to enable or disable a PHY low-power request when entering LOW-POWER architectural state.

#### [3] lp\_mpd\_en\_now

Program to enable or disable a PHY low-power request when in MPD.

### [2] lp\_sref\_en\_now

Program to enable or disable a PHY low-power request when in self-refresh.

[1] lp\_pd\_en\_now

Program to enable or disable a PHY low-power request when in power down.

### [0] lp\_idle\_en\_now

Program to enable or disable a PHY low-power request when idle.

### 3.3.311 t\_lpresp\_now

Configures the minimum cycle delay to apply for PHY low-power handshakes.

The t\_lpresp\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x134C Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.



#### Figure 3-311 t\_lpresp\_now register bit assignments

The following shows the bit assignments.

#### [31:3] Reserved\_1

Unused bits

### [2:0] t\_lpresp\_now

The DMC waits a minimum t\_lpresp cycles after asserting a PHY low power request before deasserting the request and resuming other commands. Zero means wait for dfi\_lp\_ack. The supported range for this bitfield is 0-7.

#### 3.3.312 phy\_update\_control\_now

Configures the update mechanism to use in response to PHY training requests.

The phy\_update\_control\_now register characteristics are:

#### Usage constraints


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1350
Туре	Read-only
Reset	0x0FE00000
Width	32



#### Figure 3-312 phy\_update\_control\_now register bit assignments

The following shows the bit assignments.

### [31:29] Reserved 5

Unused bits

#### [28] phyupd\_mode\_now

Configures the DMC behavior in response to dfi phyupd req being asserted.

### [27:21] t\_ctrlupd\_min\_now

Sets the number of cycles the DMC waits for acknowledgment of a cltrupd\_req before deasserting the request and continuing normal operation. A value of 0x0 indicates the DMC must always wait for an acknowledgment before proceeding. The supported range for this bitfield is 0-127.

### [20] ctrlupd\_after\_xsref\_now

Program to enable an automatic DMC-initiated PHY update request after exiting self-refresh

#### [19:16] ctrlupd\_after\_n\_ref\_now

Program to enable an automatic DMC-initiated PHY update request after every n AUTOREFRESH commands. Zero disables the functionality. One is RESERVED

# [15:14] Reserved\_4

Unused bits

#### [13:12] phyupd\_type\_11\_now

Program the required response to PHY update requests of type 11.

- [11:10] Reserved\_3
- Unused bits

### [9:8] phyupd\_type\_10\_now

Program the required response to PHY update requests of type 10.

- [7:6] Reserved\_2
  - Unused bits

### [5:4] phyupd\_type\_01\_now

Program the required response to PHY update requests of type 01.

- [3:2] Reserved\_1
  - Unused bits

### [1:0] phyupd\_type\_00\_now

Program the required response to PHY update requests of type 00.

#### 3.3.313 odt\_timing\_now

Configures the ODT on and off timing.

The odt\_timing\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1358
Туре	Read-only
Reset	0x06000600
Width	32

The following figure shows the bit assignments.



#### Figure 3-313 odt\_timing\_now register bit assignments

The following shows the bit assignments.

#### [31:29] Reserved\_4

# Unused bits

### [28:24] t\_odt\_off\_rd\_now

Time from cs assertion to ODT being deasserted for read. The supported range for this bitfield is 2-31.

[23:21] Reserved\_3 Unused bits

# [20:16] t\_odt\_on\_rd\_now

Time from cs assertion to ODT being asserted for read. The supported range for this bitfield is 0-29.

### [15:13] Reserved\_2

Unused bits

### [12:8] t\_odt\_off\_wr\_now

Time from cs assertion to ODT being deasserted for write. The supported range for this bitfield is 2-31.

### [7:5] Reserved\_1

- Unused bits
- [4:0] t\_odt\_on\_wr\_now

Time from cs assertion to ODT being asserted for write. The supported range for this bitfield is 0-29.

### 3.3.314 odt\_wr\_control\_31\_00\_now

Configures the ODT on and off settings for active and inactive ranks during writes.

The odt\_wr\_control\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1360
Туре	Read-only
Reset	0x08040201
Width	32

The following figure shows the bit assignments.



### Figure 3-314 odt\_wr\_control\_31\_00\_now register bit assignments

The following shows the bit assignments.

#### [31:24] odt\_mask\_wr\_cs3\_now

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 3. The supported range for this bitfield is 0-255.

#### [23:16] odt\_mask\_wr\_cs2\_now

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 2. The supported range for this bitfield is 0-255.

### [15:8] odt\_mask\_wr\_cs1\_now

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 1. The supported range for this bitfield is 0-255.

### [7:0] odt\_mask\_wr\_cs0\_now

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 0. The supported range for this bitfield is 0-255.

### 3.3.315 odt\_wr\_control\_63\_32\_now

Configures the ODT on and off settings for active and inactive ranks during writes.

The odt\_wr\_control\_63\_32\_now register characteristics are:

#### **Usage constraints**


Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

### Configurations

There is only one DMC configuration.

### Attributes

Offset 0x1364 Type Read-only Reset 0x80402010 Width 32



#### Figure 3-315 odt\_wr\_control\_63\_32\_now register bit assignments

The following shows the bit assignments.

### [31:24] odt\_mask\_wr\_cs7\_now

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 7. The supported range for this bitfield is 0-255.

### [23:16] odt\_mask\_wr\_cs6\_now

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 6. The supported range for this bitfield is 0-255.

[15:8] odt\_mask\_wr\_cs5\_now

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 5. The supported range for this bitfield is 0-255.

# [7:0] odt\_mask\_wr\_cs4\_now

Drives the dfi\_odt[7:0] output signal during a write to DRAM rank 4. The supported range for this bitfield is 0-255.

### 3.3.316 odt\_rd\_control\_31\_00\_now

Configures the ODT on and off settings for active and inactive ranks during reads.

The odt\_rd\_control\_31\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset0x1368TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



#### Figure 3-316 odt\_rd\_control\_31\_00\_now register bit assignments

The following shows the bit assignments.

#### [31:24] odt\_mask\_rd\_cs3\_now

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 3. The supported range for this bitfield is 0-255.

#### [23:16] odt\_mask\_rd\_cs2\_now

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 2. The supported range for this bitfield is 0-255.

### [15:8] odt\_mask\_rd\_cs1\_now

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 1. The supported range for this bitfield is 0-255.

#### [7:0] odt\_mask\_rd\_cs0\_now

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 0. The supported range for this bitfield is 0-255.

### 3.3.317 odt\_rd\_control\_63\_32\_now

Configures the ODT on and off settings for active and inactive ranks during reads.

The odt\_rd\_control\_63\_32\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x136C
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-317 odt\_rd\_control\_63\_32\_now register bit assignments

The following shows the bit assignments.

#### [31:24] odt mask rd cs7 now

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 7. The supported range for this bitfield is 0-255.

#### [23:16] odt\_mask\_rd\_cs6\_now

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 6. The supported range for this bitfield is 0-255.

### [15:8] odt\_mask\_rd\_cs5\_now

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 5. The supported range for this bitfield is 0-255.

#### [7:0] odt\_mask\_rd\_cs4\_now

Drives the dfi\_odt[7:0] output signal during a read to DRAM rank 4. The supported range for this bitfield is 0-255.

### 3.3.318 dq\_map\_control\_15\_00\_now

Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to each rank. Program the DQ Map

Index retrieved from the SPD for each nibble into the corresponding register in the DMC for correct CRC operation.

The dq\_map\_control\_15\_00\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


#### Configurations

There is only one DMC configuration.

### Attributes

Offset0x1380TypeRead-onlyReset0x00000000Width32

The following figure shows the bit assignments.



### Figure 3-318 dq\_map\_control\_15\_00\_now register bit assignments

The following shows the bit assignments.

[31:30] Reserved_4
Unused bits
[29:24] dq_map_15_12_now
Controls DQ mapping for bits [15:12] of the DQ bus.
[23:22] Reserved_3
Unused bits
[21:16] dq_map_11_8_now
Controls DQ mapping for bits [11:8] of the DQ bus.
[15:14] Reserved_2
Unused bits
[13:8] dq_map_7_4_now
Controls DQ mapping for bits [7:4] of the DQ bus.
[7:6] Reserved_1
Unused bits
[5:0] dq_map_3_0_now
Controls DQ mapping for bits [3:0] of the DQ bus.

### 3.3.319 dq\_map\_control\_31\_16\_now

Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to each rank. Program the DQ Map Index retrieved from the SPD for each nibble into the corresponding register in the DMC for correct CRC operation.

The dq\_map\_control\_31\_16\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1384
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-319 dq\_map\_control\_31\_16\_now register bit assignments

The following shows the bit assignments.

- [31:30] Reserved\_4
  - Unused bits
- [29:24] dq\_map\_31\_28\_now

Controls DQ mapping for bits [31:28] of the DQ bus.

- [23:22] Reserved\_3
  - Unused bits
- [21:16] dq\_map\_27\_24\_now

Controls DQ mapping for bits [27:24] of the DQ bus.

- [15:14] Reserved\_2
- Unused bits

### [13:8] dq\_map\_23\_20\_now

Controls DQ mapping for bits [23:20] of the DQ bus.

- [7:6] Reserved\_1
  - Unused bits

### [5:0] dq\_map\_19\_16\_now

Controls DQ mapping for bits [19:16] of the DQ bus.

### 3.3.320 dq\_map\_control\_47\_32\_now

Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to each rank. Program the DQ Map Index retrieved from the SPD for each nibble into the corresponding register in the DMC for correct CRC operation.

The dq map control 47 32 now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1388
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-320 dq\_map\_control\_47\_32\_now register bit assignments

The following shows the bit assignments.

- [31:30] Reserved 4
- Unused bits
- [29:24] dq\_map\_47\_44\_now

Controls DQ mapping for bits [47:44] of the DQ bus.

- [23:22] Reserved\_3
- Unused bits
- [21:16] dq\_map\_43\_40\_now

Controls DQ mapping for bits [43:40] of the DQ bus.

[15:14] Reserved\_2

Unused bits [13:8] dq\_map\_39\_36\_now

Controls DQ mapping for bits [39:36] of the DQ bus.

- [7:6] Reserved 1
  - Unused bits

### [5:0] dq\_map\_35\_32\_now

Controls DQ mapping for bits [35:32] of the DQ bus.

### 3.3.321 dq\_map\_control\_63\_48\_now

Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to each rank. Program the DQ Map Index retrieved from the SPD for each nibble into the corresponding register in the DMC for correct CRC operation.

The dq\_map\_control\_63\_48\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.


### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x138C
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.



#### Figure 3-321 dq\_map\_control\_63\_48\_now register bit assignments

The following shows the bit assignments.

[31:30] Reserved_4
Unused bits
[29:24] dq_map_63_60_now
Controls DQ mapping for bits [63:60] of the DQ bus.
[23:22] Reserved_3
Unused bits
[21:16] dq_map_59_56_now
Controls DQ mapping for bits [59:56] of the DQ bus.
[15:14] Reserved_2
Unused bits
[13:8] dq_map_55_52_now
Controls DQ mapping for bits [55:52] of the DQ bus.
[7:6] Reserved_1
Unused bits
[5:0] dq_map_51_48_now
Controls DQ mapping for bits [51:48] of the DQ bus.

# 3.3.322 dq\_map\_control\_71\_64\_now

Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to each rank. Program the DQ Map Index retrieved from the SPD for DIMM Check Bits bus into this register in the DMC for correct CRC operation.

The dq\_map\_control\_71\_64\_now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.

#### Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1390
Туре	Read-only
Reset	0x00000000

# Width 32

The following figure shows the bit assignments.




Figure 3-322 dq\_map\_control\_71\_64\_now register bit assignments

The following shows the bit assignments.

# [31:24] Reserved\_3

Unused bits

# [23:16] rank\_dq\_bit\_swap\_now

Each bit determines if the DQ bus has bit swapping as per the DDR4 RDIMM Design Specification applied to the corresponding rank. Normally, this bit must be set high for odd physical ranks.

### [15:14] Reserved\_2

Unused bits

### [13:8] dq\_map\_71\_68\_now

Controls DQ mapping for bits [71:68] of the DQ bus. This corresponds to CB [7:4] on the DIMM.

[7:6] Reserved 1

Unused bits

### [5:0] dq\_map\_67\_64\_now

Controls DQ mapping for bits [67:64] of the DQ bus. This corresponds to CB [3:0] on the DIMM.

# 3.3.323 user\_config0\_now

Drives the output user\_config0 signal.

The user\_config0\_now register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in ALL states.

### Configurations

There is only one DMC configuration.

# Attributes

Offset	0x1408
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

31						0
		user	_config0_now	1		

Figure 3-323 user\_config0\_now register bit assignments

The following shows the bit assignments.

[31:0] user\_config0\_now user\_config0\_now bitfield.

### 3.3.324 user\_config1\_now

Drives the output user\_config1 signal.

The user\_config1\_now register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be written to and only updated when in ALL states.

#### Configurations

There is only one DMC configuration.

Attributes

Offset 0x140C Type Read-only Reset 0x0000000 Width 32

The following figure shows the bit assignments.

31					0
		user_confi	g1_now		

### Figure 3-324 user\_config1\_now register bit assignments

The following shows the bit assignments.

### [31:0] user\_config1\_now

user\_config1\_now bitfield.

### 3.3.325 periph\_id\_4

Peripheral ID register.

The periph\_id\_4 register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be changed.

# Configurations

There is only one DMC configuration.

### Attributes

Offset	0x1FD0
Туре	Read-only
Reset	0x00000014
Width	32

The following figure shows the bit assignments.

31				8	7	4 3	0
		Reserved_1			SIZE	DES_	2

### Figure 3-325 periph\_id\_4 register bit assignments

The following shows the bit assignments.

[31:8] Reserved\_1 Unused bits [7:4] SIZE 4KB Count [3:0] DES\_2 JEP continuation

# 3.3.326 periph\_id\_0

Peripheral ID register.

The periph\_id\_0 register characteristics are:

**Usage constraints** 

Can be read from when in ALL states. Cannot be changed.

Configurations

There is only one DMC configuration.

# Attributes

Offset0x1FE0TypeRead-onlyReset0x00000052Width32

The following figure shows the bit assignments.



# Figure 3-326 periph\_id\_0 register bit assignments

The following shows the bit assignments.

[31:8] Reserved\_1 Unused bits [7:0] PART\_0 Part Number [7:0]

# 3.3.327 periph\_id\_1

Peripheral ID register.

The periph\_id\_1 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.

# Configurations

There is only one DMC configuration.

# Attributes

Offset 0x1FE4 Type Read-only Reset 0x00000B4 Width 32

The following figure shows the bit assignments.

31			8	7 4	3 0
	Reserved_1			DES_0	PART_1

### Figure 3-327 periph\_id\_1 register bit assignments

The following shows the bit assignments.

[31:8] Reserved\_1 Unused bits [7:4] DES\_0 JEP106 Identity code [3:0] [3:0] PART\_1 Part Number [11:8]

# 3.3.328 periph\_id\_2

Peripheral ID register.

The periph\_id\_2 register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be changed.


# Configurations

There is only one DMC configuration.

# Attributes

Offset0x1FE8TypeRead-onlyReset0x000001BWidth32

The following figure shows the bit assignments.



### Figure 3-328 periph\_id\_2 register bit assignments

The following shows the bit assignments.

[31:8] Reserved\_1 Unused bits
[7:4] REVISION Revision
[3] JEDEC JEDEC JEP106 Code Is Used
[2:0] DES\_1 JEP106 Identity code [6:4]

# 3.3.329 periph\_id\_3

Peripheral ID register.

The periph\_id\_3 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.

### Configurations

There is only one DMC configuration.

# Attributes

Offset	Øx1FEC
Туре	Read-only
Reset	0x00000000
Width	32

The following figure shows the bit assignments.

Reserved 1 CMOD	31			8	7		0
		Reserved_1			CMO	DD	

### Figure 3-329 periph\_id\_3 register bit assignments

The following shows the bit assignments.

### [31:8] Reserved\_1

Unused bits

### [7:0] CMOD

Customer modified number.

### 3.3.330 component\_id\_0

Component ID register.

The component\_id\_0 register characteristics are:

#### Usage constraints

Can be read from when in ALL states. Cannot be changed.


### Configurations

There is only one DMC configuration.

### Attributes

OffsetØx1FFØTypeRead-onlyResetØx000000DWidth32

The following figure shows the bit assignments.



### Figure 3-330 component\_id\_0 register bit assignments

The following shows the bit assignments.

[31:8] Reserved\_1 Unused bits [7:0] PRMBL\_0 Component ID

### 3.3.331 component\_id\_1

Component ID register.

The component\_id\_1 register characteristics are:

Usage constraints Can be read from when in ALL states. Cannot be changed. Configurations

There is only one DMC configuration.

# Attributes

OffsetØx1FF4TypeRead-onlyResetØx000000F0Width32

The following figure shows the bit assignments.



### Figure 3-331 component\_id\_1 register bit assignments

The following shows the bit assignments.

[31:8] Reserved\_1 Unused bits [7:4] CLASS Component ID [3:0] PRMBL\_1 Component ID

# 3.3.332 component\_id\_2

Component ID register.

The component\_id\_2 register characteristics are:

### Usage constraints

Can be read from when in ALL states. Cannot be changed.

# Configurations

There is only one DMC configuration.

# Attributes

Offset0x1FF8TypeRead-onlyReset0x00000005Width32

The following figure shows the bit assignments.

31				8	7		0
	I	Reserved_1			PRME	3L_2	

### Figure 3-332 component\_id\_2 register bit assignments

The following shows the bit assignments.

[31:8] Reserved\_1 Unused bits [7:0] PRMBL\_2 Component ID

# 3.3.333 component\_id\_3

Component ID register.

The component\_id\_3 register characteristics are:

## Usage constraints

Can be read from when in ALL states. Cannot be changed.


# Configurations

There is only one DMC configuration.

# Attributes

Offset	0x1FFC
Туре	Read-only
Reset	0x000000B1
Width	32

The following figure shows the bit assignments.



# Figure 3-333 component\_id\_3 register bit assignments

The following shows the bit assignments.

[31:8] Reserved\_1 Unused bits [7:0] PRMBL\_3 Component ID

# Appendix A Signal Descriptions

This appendix describes the DMC-520 signals.

It contains the following sections:

• *A.1 Signals list* on page Appx-A-297.

# A.1 Signals list

DMC signals list that excludes bus interface signals. The bus interface signals are defined by their own bus protocol standard.

The following table shows the Primary clock and reset signals list of the DMC.

### Table A-1 DMC Primary clock and reset signals list

Signal	Туре	Width	Description
clk	Input	1	Primary DMC clock
resetn	Input	1	Primary DMC reset

The following table shows the APB clock and reset signals list of the DMC.

### Table A-2 DMC APB clock and reset signals list

Signal	Туре	Width	Description
pclk	Input	1	APB clock
presetn	Input	1	APB reset

The following table shows the User I/O with APB access list of the DMC.

### Table A-3 DMC User I/O with APB access list

Signal	Туре	Width	Description	
user_status	Input	32	User defined inputs	
user_config0	Output	32	defined outputs	
user_config1	Output	32	User defined outputs	
user_config2	Output	32	User defined outputs	
user_config3	Output	32	User defined outputs	
user_periph_id_3	Input	8	Tie-off value to set the value of CMOD in the periph_id_3 bitfield. This input is exclusive ORed with the default register value.	

The following table shows the Events list of the DMC.

### Table A-4 DMC Events list

Туре	Width	Description
Input	1	Scrub event 0 trigger.
Input	1	Scrub event 1 trigger.
Input	1	Scrub event 2 trigger.
Input	1	Scrub event 3 trigger.
Input	1	Scrub event 4 trigger.
Input	1	Scrub event 5 trigger.
Input	1	Scrub event 6 trigger.
	Input Input Input Input Input	Input1Input1Input1Input1Input1Input1

### Table A-4 DMC Events list (continued)

Signal	Туре	Width	Description
scrub_event_in7	Input	1	Scrub event 7 trigger.
scrub_event_out0	Output	1	Scrub event 0 triggered.
scrub_event_out1	Output	1	Scrub event 1 triggered.
scrub_event_out2	Output	1	Scrub event 2 triggered.
scrub_event_out3	Output	1	Scrub event 3 triggered.
scrub_event_out4	Output	1	Scrub event 4 triggered.
scrub_event_out5	Output	1	Scrub event 5 triggered.
scrub_event_out6	Output	1	Scrub event 6 triggered.
scrub_event_out7	Output	1	Scrub event 7 triggered.
direct_cmd_event_in0	Input	1	Direct cmd event 0 trigger.
direct_cmd_event_in1	Input	1	Direct cmd event 1 trigger.
direct_cmd_event_in2	Input	1	Direct cmd event 2 trigger.
direct_cmd_event_in3	Input	1	Direct cmd event 3 trigger.
direct_cmd_event_out0	Output	1	Direct cmd event 0 triggered
direct_cmd_event_out1	Output	1	Direct cmd event 1 triggered
direct_cmd_event_out2	Output	1	Direct cmd event 2 triggered
direct_cmd_event_out3	Output	1	Direct cmd event 3 triggered

The following table shows the Scan Signals list of the DMC.

# Table A-5 DMC Scan Signals list

Signal	Туре	Width	Description
dftse	Input	1	DFT scan enable
dftclkcgen	Input	1	DFT clk clock gate enable
dftclkdiv2cgen	Input	1	DFT clkdiv2 clock gate enable
dftpclkcgen	Input	1	DFT pclk clock gate enable
dftrstdisable	Input	1	DFT reset synchronizer disable
dftramhold	Input	1	DFT on-chip RAM hold
dftmcphold	Input	1	DFT multi-cycle path hold

The following table shows the PMU Signals list of the DMC.

# Table A-6 DMC PMU Signals list

Signal	Type Width	Description
ev_request_valid_valid	Output 1	Indicates that ev_request_valid_payload is valid
ev_request_tzfail_valid	Output 1	Indicates that ev_request_tzfail_payload is valid
ev_request_retry_valid	Output 1	Indicates that ev_request_retry_payload is valid

# Table A-6 DMC PMU Signals list (continued)

ev_retry_grant_validOutput1Indicates that ev_retry_grant_payload is validev_request_valid_payloadOutput27A request enters the DMCev_request_trfail_payloadOutput22A request fails an address translation or Trust/One permissions checkev_request_retry_payloadOutput25A request is totriedev_queue_fiel_status_payloadOutput8Count of entries in the DMCev_queued_reads_payloadOutput8Count of read entries in the DMCev_queued_writes_payloadOutput8Count of read entries in the DMCev_queued_writes_payloadOutput8Count of read entries in the queueev_angueued_writes_payloadOutput8Count of read entries in the queueev_angueue_backlog_payloadOutput8Count of read entries in the arbitrated, without data stateev_angueue_backlog_payloadOutput8Count of read entries in the arbitrated, not clean stateev_requeue_backlog_payloadOutput8Count of entries that are ready to be mergedev_requeue_backlog_payloadOutput8Count of entries that are ready to be mergedev_requeue_backlog_payloadOutput8Count of entries that are ready to be mergedev_requeue_rabloadOutput1Indicates that ev_arbitrate_payload is validev_angueue_payloadOutput1Indicates that ev_arbitrate_payload is validev_angueue_payloadOutput1Indicates that ev_angueue_payload is validev_angueue_payloadOutput	Signal	Туре	Width	Description
ev_reques_trfsiOutput22A request fails an address translation or TrustZone permissions checkev_request_retry_payloadOutput25A request is retriedev_retry_grant_payloadOutput15Indicates that a P-credit has been granted.ev_queued_redk_payloadOutput8Count of read entries in the DMCev_queued_redk_payloadOutput8Count of read entries in the DMCev_queued_redk_payloadOutput8Count of read entries in the DMCev_queued_redk_payloadOutput8Count of read entries in the dueueev_enqueued_readk_payloadOutput8Count of read entries in the queueev_arbitrated_readk_payloadOutput8Count of read entries in the arbitrated, without data stateev_requeue_d_writes_payloadOutput8Count of read entries in the arbitrated, not clean stateev_requeue_hacklog_payloadOutput8Count of read entries in the backlog queueev_requeue_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_angueue_allocation_backlog_payloadOutput8Count of entries that are enady to be mergedev_grqueue_stildOutput1Indicates that ev_entpicture_payload is validev_grqueue_stildOutput1Indicates that ev_astiltateev_requeue_payloadOutput1Indicates that ev_astiltateev_requeue_stildOutput1Indicates that ev_astiltateev_requeue_stildOutput1Indicates that ev_entpicture </th <th>ev_retry_grant_valid</th> <td>Output</td> <td>1</td> <td>Indicates that ev_retry_grant_payload is valid</td>	ev_retry_grant_valid	Output	1	Indicates that ev_retry_grant_payload is valid
errpermissions checkcv_request_retry_payloadOutput25A request is retriedcv_retury_grant_payloadOutput15Indicates that a P-credit has been granted.cv_queue_fill_status_payloadOutput8Count of read entries in the DMCcv_queued_reads_payloadOutput8Count of read entries in the DMCcv_queued_writes_payloadOutput8Count of write entries in the DMCcv_enqueued_writes_payloadOutput8Count of write entries in the queueev_enqueued_writes_payloadOutput8Count of write entries in the queueev_enqueued_writes_payloadOutput8Count of write entries in the queueev_enqueued_writes_payloadOutput8Count of write entries in the arbitrated, not clean stateev_enqueue_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_enqueue_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_enqueue_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_enqueue_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_enqueue_validOutput1Indicates that ev_enqueue_payload is validev_enqueue_validOutput1Indicates that ev_enqueue_payload is validev_enqueue_validOutput34A request is enpueued in the arbitration queueev_enqueue_validOutput1Indicates that ev_enqueue_payload is validev_enqueue_v	ev_request_valid_payload	Output	27	A request enters the DMC
ev_retry_grant_payloadOutput15Indicates that a P-credit has been granted.ev_queue_fill_status_payloadOutput8Count of entries in the DMCev_queued_reads_payloadOutput8Count of read entries in the DMCev_queued_writes_payloadOutput8Count of write entries in the DMCev_enqueued_writes_payloadOutput8Count of write entries in the queueev_enqueued_writes_payloadOutput8Count of write entries in the queueev_arbitrated_reads_payloadOutput8Count of write entries in the arbitrated, writout data stateev_arbitrated_writes_payloadOutput8Count of read entries in the arbitrated, not clean stateev_arabitrated_writes_payloadOutput8Count of read entries in the backlog queueev_arbitrated_writes_payloadOutput8Count of entries that are waiting to get enqueuedev_enqueue_backlog_payloadOutput8Count of entries that are ready to be mergedev_enqueue_allocation_backlog_payloadOutput8Count of entries that in allocation backlogev_enqueue_allocation_backlog_payloadOutput1Indicates that ev_arbitrate_payload is validev_arbitrate_validOutput1Indicates that ev_enqueue_payload is validev_arbitrate_validOutput34A request is arbitrated from the arbitration queueev_anbicate_payloadOutput1Indicates that ev_enguest_hazard_payload is validev_angeuee_validOutput1Indicates that ev_enguest_hazard	ev_request_tzfail_payload	Output	22	-
er_queue_fill_status_payloadOutput8Count of entries in the DMCev_queued_reads_payloadOutput8Count of read entries in the DMCev_queued_reads_payloadOutput8Count of write entries in the DMCev_enqueued_reads_payloadOutput8Count of read entries in the queueev_enqueued_writes_payloadOutput8Count of read entries in the queueev_arbitrated_reads_payloadOutput8Count of read entries in the arbitrated, writed, not clean stateev_arbitrated_writes_payloadOutput8Count of read entries in the arbitrated, not clean stateev_read_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_andeue_backlog_payloadOutput8Count of entries that are ready to be mergedev_queue_allocation_backlog_payloadOutput8Count of entries that are ready to be mergedev_queue_allocation_backlog_payloadOutput8Count of entries that are ready to be mergedev_queue_allocation_backlog_payloadOutput1Indicates that ev_enqueue payload is validev_arbitrate_validOutput1Indicates that ev_andueued entrieev_andueue_payloadOutput22A request is arbitrated non the arbitration queueev_andueue_payloadOutput1Indicates that ev_allocate_payload is validev_andueue_payloadOutput1Indicates that ev_allocate tag payload is validev_andueue_payloadOutput1Indicates that ev_allocate tag payload is valid	ev_request_retry_payload	Output	25	A request is retried
Init and a constructionOutputNoteev_queed_reads_payloadOutput8Count of read entries in the DMCev_queed_writes_payloadOutput8Count of read entries in the queueev_enqueed_writes_payloadOutput8Count of read entries in the queueev_arbitrated_reads_payloadOutput8Count of write entries in the arbitrated, without data stateev_arbitrated_writes_payloadOutput8Count of write entries in the arbitrated, not clean stateev_enqueue_backlog_payloadOutput8Count of read entries in the backlog queueev_enqueue_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_enqueue_backlog_payloadOutput8Count of entries that are ready to be mergedev_enqueue_allocation_backlog_payloadOutput8Count of entries that are ready to be mergedev_queue_allocation_backlog_payloadOutput1Indicates that ev_anbitrate_payload is validev_arbitrate_validOutput1Indicates that ev_anbitrate_payload is validev_arbitrate_validOutput1Indicates that ev_anbitrate] nqueueev_arbitrate_payloadOutput22Maps sysid to allocated tag ID on entry to the DCBev_arbitrate_payloadOutput1Indicates that ev_equest_hazard_payload is validev_arbitrate_payloadOutput1Indicates that ev_anderst_payload is validev_arbitrate_payloadOutput22Maps sysid to allocated tag ID on entry to the DCBev_arbitrate_payload <th>ev_retry_grant_payload</th> <td>Output</td> <td>15</td> <td>Indicates that a P-credit has been granted.</td>	ev_retry_grant_payload	Output	15	Indicates that a P-credit has been granted.
c. q. queuewritespayloadOutput8Count of write entries in the DMCcvenqueued_writes_payloadOutput8Count of read entries in the queueev_enqueued_writes_payloadOutput8Count of write entries in the arbitrated, without data stateev_arbitrated_rwrites_payloadOutput8Count of write entries in the arbitrated, without data stateev_arbitrated_writes_payloadOutput8Count of read entries in the arbitrated, not clean stateev_read_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_arbitrate_arcsolution_backlog_payloadOutput8Count of entries that are ready to be mergedev_queue_allocation_backlog_payloadOutput8Count of entries that in allocation backlogev_enqueue_allocation_backlog_payloadOutput1Indicates that ev_enqueue_payload is validev_enqueue_allocation_backlog_payloadOutput1Indicates that ev_anbitrate_payload is validev_enqueue_allocation_backlog_payloadOutput1Indicates that ev_anbitrate_payload is validev_arbitrate_validOutput12A request is arbitrated from the arbitration queueev_arbitrate_payloadOutput1Indicates that ev_allocate_payload is validev_arbitrate_payloadOutput1Indicates that ev_allocate_payload is validev_arbitrate_payloadOutput1Indicates that ev_allocate_payload is validev_arbitrate_payloadOutput1Indicates that ev_andpayload is validev_arbitrate_payloa	ev_queue_fill_status_payload	Output	8	Count of entries in the DMC
cv_enqueued_reads_payloadOutput8Count of read entries in the queueev_enqueued_writes_payloadOutput8Count of write entries in the queueev_arbitrated_reads_payloadOutput8Count of read entries in the arbitrated, without data stateev_arbitrated_writes_payloadOutput8Count of read entries in the arbitrated, without data stateev_read_backlog_payloadOutput8Count of read entries in the backlog queueev_read_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_requeue_backlog_payloadOutput8Count of entries that are ready to be mergedev_enqueue_allocation_backlog_payloadOutput8Count of entries that in allocation backlogev_enqueue_allocation_backlog_payloadOutput1Indicates that ev_enqueue_payload is validev_enqueue_allocation_backlog_payloadOutput1Indicates that ev_anbitrate_payload is validev_enqueue_allocation_backlog_payloadOutput1Indicates that ev_anpueued entryev_arbitrate_validOutput34A request is anbitrated from the arbitration queueev_arbitrate_payloadOutput1Indicates that ev_allocate_payload is validev_arlocate_validOutput1Indicates that ev_allocate_payload is validev_arbitrate_payloadOutput1Indicates that ev_allocate_payload is validev_arbitrate_payloadOutput1Indicates that ev_arand_nan existing entryev_requeut_hazard_payloadOutput1Indic	ev_queued_reads_payload	Output	8	Count of read entries in the DMC
ev_enqueued_writes_payloadOutput8Count of write entries in the queueev_arbitrated_reads_payloadOutput8Count of read entries in the arbitrated, without data stateev_arbitrated_writes_payloadOutput8Count of write entries in the arbitrated, not clean stateev_read_backlog_payloadOutput8Count of read entries in the backlog queueev_enqueue_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_enqueue_backlog_payloadOutput8Count of entries that are ready to be mergedev_queue_allocation_backlog_payloadOutput8Count of entries that are ready to be mergedev_enqueue_validOutput1Indicates that ev_enqueue_payload is validev_arbitrate_validOutput1Indicates that ev_arbitrate_payload is validev_enqueue_payloadOutput1Indicates that ev_arbitrate_payload is validev_enqueue_payloadOutput1Indicates that ev_arbitrate payload is validev_arbitrate_validOutput1Indicates that ev_arbitrate from the arbitration queueev_arbitrate_payloadOutput1Indicates that ev_allocate_payload is validev_arqueue_payloadOutput1Indicates that ev_allocate_payload is validev_ardueate_payloadOutput1Indicates that ev_allocate fag ID on entry to the DCBev_ardueate_payloadOutput2A request is arbitrated payload is validev_requeus_hazard_payloadOutput1A request is partial (not a complete burst)	ev_queued_writes_payload	Output	8	Count of write entries in the DMC
ev_arbitrated_reads_payloadOutput8Count of read entries in the arbitrated, without data stateev_arbitrated_writes_payloadOutput8Count of write entries in the arbitrated, not clean stateev_read_backlog_payloadOutput8Count of end entries in the backlog queueev_enqueue_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_narbitrate_validOutput8Count of entries that are ready to be mergedev_enqueue_validOutput1Indicates that ev_enqueue_payload is validev_enqueue_payloadOutput1Indicates that ev_arbitrate_payload is validev_enqueue_payloadOutput1Indicates that ev_arbitrate_payload is validev_enqueue_payloadOutput8A request is enqueued entryev_enqueue_payloadOutput12A request is enqueued in the arbitration queueev_arbitrate_payloadOutput12A request is arbitrated from the arbitration queueev_argues_payloadOutput22Maps sysid to allocate gayload is validev_reques_payloadOutput1Indicates that ev_request_hazard_payload is validev_reques_payloadOutput1Indicates that ev_request_hazard_payload is validev_reques_payloadOutput1Indicates that ev_request_hazard_payload is validev_reques_payloadOutput1Indicates that ev_request_hazard_payload is validev_reques_payloadOutput1A request is partial (not a complete burst)ev_request_partia_valid </th <th>ev_enqueued_reads_payload</th> <td>Output</td> <td>8</td> <td>Count of read entries in the queue</td>	ev_enqueued_reads_payload	Output	8	Count of read entries in the queue
stateev_arbitrated_writes_payloadOutput8Count of write entries in the arbitrated, not clean stateev_read_backlog_payloadOutput8Count of read entries in the backlog queueev_enqueue_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_nqueue_allocation_backlog_payloadOutput8Count of entries that are ready to be mergedev_enqueue_allocation_backlog_payloadOutput8Count of entries that are vendue_payload is validev_enqueue_allocation_backlog_payloadOutput1Indicates that ev_enqueue_payload is validev_enqueue_allocation_backlog_nayloadOutput1Indicates that ev_arbitrate_payload is validev_enqueue_allocation_backlog_nayloadOutput1Indicates that ev_enqueue_payload is validev_enqueue_allocation_backlog_nayloadOutput1Indicates that ev_enqueued entryev_arbitrate_validOutput12A request is enqueued in the arbitration queueev_enqueue_payloadOutput1Indicates that ev_allocate_payload is validev_enquest_hazard_validOutput1Indicates that ev_enquest_hazard_payload is validev_request_hazard_validOutput1Indicates that ev_enquest_hazard_payload is validev_request_hazard_validOutput1A request is partial (not a complete burst)ev_request_hazard_payloadOutput1A request is partial (not a complete burst)ev_request_hazard_validOutput1A request equest equest_payload is validev_reques	ev_enqueued_writes_payload	Output	8	Count of write entries in the queue
ev_read_backlog_payloadOutput8Count of read entries in the backlog queueev_enqueue_backlog_payloadOutput8Count of entries that are waiting to get enqueuedev_hazard_resolution_backlog_payloadOutput8Count of entries that are ready to be mergedev_queue_allocation_backlog_payloadOutput8Count of entries that in allocation backlogev_enqueue_validOutput1Indicates that ev_enqueue_payload is validev_arbitrate_validOutput1Indicates that ev_arbitrate_payload is validev_enqueue_payloadOutput8A request is enqueued entryev_enqueue_payloadOutput34A request is enqueued in the arbitration queueev_allocate_payloadOutput1Indicates that ev_allocate_payload is validev_allocate_payloadOutput1Indicates that ev_allocate_payload is validev_enquest_hazard_validOutput1Indicates that ev_allocate_payload is validev_allocate_payloadOutput1Indicates that ev_allocate_payload is validev_allocate_payloadOutput1Indicates that ev_allocateev_allocate_payloadOutput1A request is partial (not a complete burst)ev_request_hazard_payloadOutput1A request is partial (not a complete burst)ev_request_mw_validOutput1A request is partial (not a complete burst)ev_request_mw_validOutput1A request is partial (not a complete burst)ev_renquest_mw_validOutput1A request is	ev_arbitrated_reads_payload	Output	8	-
ev_enqueue_hacklog_payloadOutput8Count of entries that are waiting to get enqueuedev_hazard_resolution_backlog_payloadOutput8Count of entries that are ready to be mergedev_queue_allocation_backlog_payloadOutput8Count of entries that are ready to be mergedev_enqueue_validOutput1Indicates that ev_enqueue_payload is validev_enqueue_validOutput1Indicates that ev_arbitrate_payload is validev_enqueue_payloadOutput1Indicates that ev_arbitrate_payload is validev_enqueue_payloadOutput8A request is enqueued entryev_enqueue_payloadOutput34A request is enqueued in the arbitration queueev_allocate_payloadOutput1Indicates that ev_allocate_payload is validev_allocate_payloadOutput1Indicates that ev_allocate_payload is validev_enquest_hazard_validOutput1Indicates that ev_allocate_payload is validev_request_hazard_validOutput1Indicates that ev_request_hazard_payload is validev_request_hazard_validOutput1Indicates that ev_request_hazard_payload is validev_request_hazard_payloadOutput1Indicates that ev_request_hazard_on an existing entryev_request_partial_validOutput1A request is partial (not a complete burst)ev_request_mw_validOutput1A request is partial (not a complete burst)ev_request_mw_validOutput1A request is partial (not a complete burst)ev_request_mw_valid	ev_arbitrated_writes_payload	Output	8	Count of write entries in the arbitrated, not clean state
ev_hazard_resolution_backlog_payloadOutput8Count of entries that are ready to be mergedev_queue_allocation_backlog_payloadOutput8Count of entries that in allocation backlogev_enqueue_validOutput1Indicates that ev_enqueue_payload is validev_arbitrate_validOutput1Indicates that ev_arbitrate_payload is validev_enqueue_payloadOutput1Indicates that ev_arbitrate_payload is validev_arbitrate_validOutput8A request is enqueued entryev_enqueue_payloadOutput34A request is enqueued in the arbitration queueev_arbitrate_payloadOutput1Indicates that ev_allocate_payload is validev_arlocate_validOutput1Indicates that ev_allocate_payload is validev_enqueue_payloadOutput1Indicates that ev_allocate_payload is validev_request_hazard_validOutput1Indicates that ev_request_hazard_payload is validev_request_hazard_validOutput1Indicates that ev_request_hazard_payload is validev_request_partial_validOutput1A request is partial (not a complete burst)ev_request_rmw_validOutput1A request requires a read-modify-writeev_ram_err_detect_validOutput9Indicates that ev_ram_err_detect_payload is validev_ram_err_detect_validOutput42See ram_ecc_errd_int descriptionev_ram_err_correct_payloadOutput42See ram_ecc_errc_int descriptionev_ram_err_correct_validOutput42<	ev_read_backlog_payload	Output	8	Count of read entries in the backlog queue
ev_queue_allocation_backlog_payloadOutput8Count of entries that in allocation backlogev_enqueue_validOutput1Indicates that ev_enqueue_payload is validev_arbitrate_validOutput1Indicates that ev_arbitrate_payload is validev_rank_targetted_validOutputRANKS_PER_CHANNELA rank is targeted by an enqueued entryev_enqueue_payloadOutput34A request is enqueued in the arbitration queueev_arbitrate_payloadOutput12A request is arbitrated from the arbitration queueev_allocate_validOutput1Indicates that ev_allocate_payload is validev_allocate_payloadOutput1Indicates that ev_allocate_payload is validev_request_hazard_validOutput22Maps sysid to allocated tag ID on entry to the DCBev_request_hazard_payloadOutput1Indicates that ev_request_hazard_payload is validev_request_hazard_validOutput2A request is partial (not a complete burst)ev_request_rmw_validOutput1A request requires a read-modify-writeev_ram_err_detect_validOutput42See ram_ecc_errd_int descriptionev_ram_err_detect_payloadOutput42See ram_ecc_errd_int descriptionev_ram_err_correct_payloadOutput42See ram_ecc_errd_int descriptionev_ram_err_correct_payloadOutput42See ram_ecc_errd_int descriptionev_ram_err_correct_payloadOutput42See ram_ecc_errd_int descriptionev_ram_err_correct_payloadOutput <th< th=""><th>ev_enqueue_backlog_payload</th><td>Output</td><td>8</td><td>Count of entries that are waiting to get enqueued</td></th<>	ev_enqueue_backlog_payload	Output	8	Count of entries that are waiting to get enqueued
ev_enqueue_validOutput1Indicates that ev_enqueue_payload is validev_arbitrate_validOutput1Indicates that ev_arbitrate_payload is validev_arbitrate_validOutputRANKS_PER_CHANNELA rank is targeted by an enqueued entryev_enqueue_payloadOutput34A request is enqueued in the arbitration queueev_arbitrate_payloadOutput12A request is arbitrated from the arbitration queueev_allocate_validOutput1Indicates that ev_allocate_payload is validev_allocate_payloadOutput22Maps sysid to allocated tag ID on entry to the DCBev_request_hazard_validOutput1Indicates that ev_request_hazard_payload is validev_request_hazard_validOutput1A request is partial (not a complete burst)ev_request_mw_validOutput1A request requires a read-modify-writeev_ram_err_detect_validOutput9Indicates that ev_ram_err_detect_payload is validev_ram_err_correct_payloadOutput42See ram_ecc_errd_int descriptionev_ram_err_correct_payloadOutput9Indicates that ev_ram_err_detect_payload is validev_ram_err_correct_payloadOutput9Indicates that ev_ram_err_detect_payload is validev_ram_err_correct_payloadOutput9Indicates that ev_ram_err_correct_payload is validev_ram_err_correct_payloadOutput9Indicates that ev_ram_err_detect_payload is validev_ram_err_correct_payloadOutput9Indicates that ev_ram_err_detect_payload is valid <th>ev_hazard_resolution_backlog_payload</th> <th>Output</th> <th>8</th> <th>Count of entries that are ready to be merged</th>	ev_hazard_resolution_backlog_payload	Output	8	Count of entries that are ready to be merged
ev_arbitrate_validOutput1Indicates that ev_arbitrate_payload is validev_rank_targetted_validOutputRANKS_PER_CHANNELA rank is targeted by an enqueued entryev_enqueue_payloadOutput34A request is enqueued in the arbitration queueev_arbitrate_payloadOutput12A request is arbitrated from the arbitration queueev_allocate_validOutput1Indicates that ev_allocate_payload is validev_allocate_payloadOutput22Maps sysid to allocated tag ID on entry to the DCBev_request_hazard_validOutput1Indicates that ev_request_hazard_payload is validev_request_hazard_payloadOutput2A request forms a data hazard on an existing entryev_request_mazrd_payloadOutput1A request is partial (not a complete burst)ev_request_marer_detect_validOutput1A request requires a read-modify-writeev_ram_err_detect_validOutput9Indicates that ev_ram_err_detect_payload is validev_ram_err_orrect_validOutput9Indicates that ev_ram_err_correct_payload is validev_ram_err_correct_payloadOutput42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput1Indicates that ev_ram_err_detect_payload is valid	ev_queue_allocation_backlog_payload	Output	8	Count of entries that in allocation backlog
ev_rank_targetted_validOutputRANKS_PER_CHANNELA rank is targeted by an enqueued entryev_enqueue_payloadOutput34A request is enqueued in the arbitration queueev_arbitrate_payloadOutput12A request is arbitrated from the arbitration queueev_allocate_validOutput1Indicates that ev_allocate_payload is validev_allocate_payloadOutput22Maps sysid to allocated tag ID on entry to the DCBev_request_hazard_validOutput1Indicates that ev_request_hazard_payload is validev_request_hazard_payloadOutput2A request forms a data hazard on an existing entryev_request_partial_validOutput1A request is partial (not a complete burst)ev_request_mw_validOutput1A request requires a read-modify-writeev_ram_err_detect_validOutput9Indicates that ev_ram_err_detect_payload is validev_ram_err_correct_validOutput9Indicates that ev_ram_err_detectipayload is validev_ram_err_detect_validOutput1Indicates that ev_ram_err_detectipayload is validev_ram_err_correct_validOutput42See ram_ecc_errd_int descriptionev_ram_err_detect_validOutput1Indicates that ev_ram_err_detect_payload is validev_ram_err_detect_validOutput1Indicates that ev_ram_err_detect_payload is valid	ev_enqueue_valid	Output	1	Indicates that ev_enqueue_payload is valid
ev_enqueue_payloadOutput34A request is enqueued in the arbitration queueev_arbitrate_payloadOutput12A request is arbitrated from the arbitration queueev_allocate_validOutput1Indicates that ev_allocate_payload is validev_allocate_payloadOutput22Maps sysid to allocated tag ID on entry to the DCBev_request_hazard_validOutput1Indicates that ev_request_hazard_payload is validev_request_hazard_validOutput2A request forms a data hazard on an existing entryev_request_partial_validOutput1A request requires a read-modify-writeev_request_rmw_validOutput9Indicates that ev_ram_err_detect_payload is validev_ram_err_detect_validOutput9Indicates that ev_ram_err_correct_payload is validev_ram_err_correct_payloadOutput42See ram_ecc_errd_int descriptionev_ram_err_detect_validOutput9Indicates that ev_ram_err_detect_payload is validev_ram_err_correct_payloadOutput42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput1Indicates that ev_ram_err_detect_payload is valid	ev_arbitrate_valid	Output	1	Indicates that ev_arbitrate_payload is valid
ev_arbitrate_payloadOutput12A request is arbitrated from the arbitration queueev_allocate_validOutput1Indicates that ev_allocate_payload is validev_allocate_payloadOutput22Maps sysid to allocated tag ID on entry to the DCBev_request_hazard_validOutput1Indicates that ev_request_hazard_payload is validev_request_hazard_payloadOutput2A request forms a data hazard on an existing entryev_request_partial_validOutput1A request is partial (not a complete burst)ev_request_rmw_validOutput1A request requires a read-modify-writeev_ram_err_detect_validOutput9Indicates that ev_ram_err_detect_payload is validev_ram_err_correct_validOutput9Indicates that ev_ram_err_correct_payload is validev_ram_err_correct_validOutput9Indicates that ev_ram_err_correct_payload is validev_ram_err_correct_validOutput9Indicates that ev_ram_err_correct_payload is validev_ram_err_correct_validOutput42See ram_ecc_errc_int descriptionev_ram_err_correct_validOutput42See ram_ecc_errc_int descriptionev_dram_err_detect_validOutput1Indicates that ev_dram_err_detect_payload is valid	ev_rank_targetted_valid	Output	RANKS_PER_CHANNEL	A rank is targeted by an enqueued entry
ev_allocate_validOutput 1Indicates that ev_allocate_payload is validev_allocate_payloadOutput 22Maps sysid to allocated tag ID on entry to the DCBev_request_hazard_validOutput 1Indicates that ev_request_hazard_payload is validev_request_hazard_payloadOutput 2A request forms a data hazard on an existing entryev_request_partial_validOutput 1A request is partial (not a complete burst)ev_request_rmw_validOutput 1A request requires a read-modify-writeev_ram_err_detect_validOutput 9Indicates that ev_ram_err_detect_payload is validev_ram_err_detect_payloadOutput 42See ram_ecc_errd_int descriptionev_ram_err_correct_payloadOutput 42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput 1Indicates that ev_dram_err_detect_payload is valid	ev_enqueue_payload	Output	34	A request is enqueued in the arbitration queue
ev_allocate_payloadOutput 22Maps sysid to allocated tag ID on entry to the DCBev_request_hazard_validOutput 1Indicates that ev_request_hazard_payload is validev_request_hazard_payloadOutput 2A request forms a data hazard on an existing entryev_request_partial_validOutput 1A request is partial (not a complete burst)ev_request_rmw_validOutput 1A request requires a read-modify-writeev_ram_err_detect_validOutput 9Indicates that ev_ram_err_detect_payload is validev_ram_err_correct_validOutput 9Indicates that ev_ram_err_correct_payload is validev_ram_err_correct_payloadOutput 42See ram_ecc_errd_int descriptionev_ram_err_detect_validOutput 42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput 42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput 42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput 42See ram_ecc_errc_int descriptionev_dram_err_detect_validOutput 1Indicates that ev_dram_err_detect_payload is valid	ev_arbitrate_payload	Output	12	A request is arbitrated from the arbitration queue
ev_request_hazard_validOutput 1Indicates that ev_request_hazard_payload is validev_request_hazard_payloadOutput 2A request forms a data hazard on an existing entryev_request_partial_validOutput 1A request is partial (not a complete burst)ev_request_rmw_validOutput 1A request requires a read-modify-writeev_ram_err_detect_validOutput 9Indicates that ev_ram_err_detect_payload is validev_ram_err_detect_payloadOutput 42See ram_ecc_errd_int descriptionev_ram_err_correct_payloadOutput 42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput 42See ram_ecc_errc_int descriptionev_ram_err_correct_payloadOutput 42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput 42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput 1Indicates that ev_dram_err_detect_payload is valid	ev_allocate_valid	Output	1	Indicates that ev_allocate_payload is valid
ev_request_hazard_payloadOutput 2A request forms a data hazard on an existing entryev_request_partial_validOutput 1A request is partial (not a complete burst)ev_request_rmw_validOutput 1A request requires a read-modify-writeev_ram_err_detect_validOutput 9Indicates that ev_ram_err_detect_payload is validev_ram_err_detect_payloadOutput 42See ram_ecc_errd_int descriptionev_ram_err_correct_validOutput 9Indicates that ev_ram_err_correct_payload is validev_ram_err_detect_validOutput 42See ram_ecc_errd_int descriptionev_ram_err_correct_validOutput 42See ram_ecc_errc_int descriptionev_ram_err_correct_payloadOutput 42See ram_ecc_errc_int descriptionev_ram_err_detect_validOutput 1Indicates that ev_dram_err_detect_payload is valid	ev_allocate_payload	Output	22	Maps sysid to allocated tag ID on entry to the DCB
ev_request_partial_validOutput 1A request is partial (not a complete burst)ev_request_rmw_validOutput 1A request requires a read-modify-writeev_ram_err_detect_validOutput 9Indicates that ev_ram_err_detect_payload is validev_ram_err_detect_payloadOutput 42See ram_ecc_errd_int descriptionev_ram_err_correct_validOutput 9Indicates that ev_ram_err_correct_payload is validev_ram_err_correct_validOutput 42See ram_ecc_errd_int descriptionev_ram_err_correct_validOutput 42See ram_ecc_errc_int descriptionev_ram_err_correct_payloadOutput 42See ram_ecc_errc_int descriptionev_dram_err_detect_validOutput 1Indicates that ev_dram_err_detect_payload is valid	ev_request_hazard_valid	Output	1	Indicates that ev_request_hazard_payload is valid
ev_request_rmw_validOutput 1A request requires a read-modify-writeev_ram_err_detect_validOutput 9Indicates that ev_ram_err_detect_payload is validev_ram_err_detect_payloadOutput 42See ram_ecc_errd_int descriptionev_ram_err_correct_validOutput 9Indicates that ev_ram_err_correct_payload is validev_ram_err_correct_validOutput 42See ram_ecc_errd_int descriptionev_ram_err_correct_payloadOutput 42See ram_ecc_errc_int descriptionev_ram_err_correct_payloadOutput 42See ram_ecc_errc_int descriptionev_dram_err_detect_validOutput 1Indicates that ev_dram_err_detect_payload is valid	ev_request_hazard_payload	Output	2	A request forms a data hazard on an existing entry
ev_ram_err_detect_valid       Output 9       Indicates that ev_ram_err_detect_payload is valid         ev_ram_err_detect_payload       Output 42       See ram_ecc_errd_int description         ev_ram_err_correct_valid       Output 9       Indicates that ev_ram_err_correct_payload is valid         ev_ram_err_correct_payload       Output 42       See ram_ecc_errc_int description         ev_ram_err_correct_payload       Output 42       See ram_ecc_errc_int description         ev_dram_err_detect_valid       Output 1       Indicates that ev_dram_err_detect_payload is valid	ev_request_partial_valid	Output	1	A request is partial (not a complete burst)
ev_ram_err_detect_payload       Output 42       See ram_ecc_errd_int description         ev_ram_err_correct_valid       Output 9       Indicates that ev_ram_err_correct_payload is valid         ev_ram_err_correct_payload       Output 42       See ram_ecc_errc_int description         ev_dram_err_detect_valid       Output 1       Indicates that ev_dram_err_detect_payload is valid	ev_request_rmw_valid	Output	1	A request requires a read-modify-write
ev_ram_err_correct_valid       Output 9       Indicates that ev_ram_err_correct_payload is valid         ev_ram_err_correct_payload       Output 42       See ram_ecc_errc_int description         ev_dram_err_detect_valid       Output 1       Indicates that ev_dram_err_detect_payload is valid	ev_ram_err_detect_valid	Output	9	Indicates that ev_ram_err_detect_payload is valid
ev_ram_err_correct_payload       Output 42       See ram_ecc_errc_int description         ev_dram_err_detect_valid       Output 1       Indicates that ev_dram_err_detect_payload is valid	ev_ram_err_detect_payload	Output	42	See ram_ecc_errd_int description
ev_dram_err_detect_valid Output 1 Indicates that ev_dram_err_detect_payload is valid	ev_ram_err_correct_valid	Output	9	Indicates that ev_ram_err_correct_payload is valid
	ev_ram_err_correct_payload	Output	42	See ram_ecc_errc_int description
ev_dram_err_detect_payload     Output 35     See dram_ecc_errd_int description	ev_dram_err_detect_valid	Output	1	Indicates that ev_dram_err_detect_payload is valid
	ev_dram_err_detect_payload	Output	35	See dram_ecc_errd_int description

# Table A-6 DMC PMU Signals list (continued)

Signal	Туре	Width	Description
ev_dram_err_correct_valid	Output	1	Indicates that ev_dram_err_correct_payload is valid
ev_dram_err_correct_payload	Output	59	See dram_ecc_errc_int description
ev_turnaround_valid	Output	1	Indicates that ev_rank_turnaround_payload is valid
ev_activate_valid	Output	1	Indicates that ev_activate_payload is valid
ev_rdwr_valid	Output	1	Indicates that ev_rdwr_payload is valid
ev_precharge_valid	Output	1	Indicates that ev_precharge_payload is valid
ev_refresh_valid	Output	1	Indicates that ev_refresh_payload is valid
ev_turnaround_payload	Output	9	A turnaround has occurred
ev_activate_payload	Output	29	An ACTIVATE command has been sent
ev_rdwr_payload	Output	15	A READ/WRITE command has been sent
ev_precharge_payload	Output	9	A PRECHARGE command has been sent
ev_refresh_payload	Output	3	A REFRESH command has been sent
ev_pwr_state_active_valid	Output	MEMORY_CHIP_SELECTS	The rank is active
ev_pwr_state_idle_valid	Output	MEMORY_CHIP_SELECTS	The rank is idle
ev_pwr_state_pd_valid	Output	MEMORY_CHIP_SELECTS	The rank is in a POWER DOWN state
ev_pwr_state_sref_valid	Output	MEMORY_CHIP_SELECTS	The rank is in a SELF_REFRESH state
ev_bank_active_valid	Output	BANKS_PER_CHANNEL	A bank is active (has a row open)
ev_bank_busy_valid	Output	BANKS_PER_CHANNEL	A bank is busy (one or more timing parameters is being measured following an access)
ev_phy_update_req_valid	Output	1	Indicates that ev_phy_update_req_payload is valid
ev_phy_update_valid	Output	1	Indicates that ev_phy_update_payload is valid
ev_phy_update_req_payload	Output	4	A PHY update request has been received (update or training)
ev_phy_update_payload	Output	4	A PHY update request is in progress (update or training)
ev_phy_update_complete_valid	Output	1	A PHY update request has been completed (update o training)
ev_link_err_valid	Output	1	A link error has been detected
ev_tmac_limit_reached_valid	Output	1	Indicates that a bank row has reached the tMAC threshold for triggering a Target Row Refresh

The following table shows the Misc. signals list of the DMC.

Signal	Туре	Width	Description
memory_type	Output	3	An external output of the value of the memory_type register bitfield.
abort_req	Input	1	An input to abort retries in the face of DFI link errors.
abort_ack	Output	1	An output to acknowledge that the DMC has completed outstanding transactions as a result of an abort.

The following table shows the Tie-off signals list of the DMC.

# Table A-8 DMC Tie-off signals list

Signal	Type	Width	Description
-	•		
t_rddata_en_diff_tie_off	Input	6	Tie-off value for reset of register bitfield t_rddata_en_diff
t_phyrdcslat_tie_off	Input	5	Tie-off value for reset of register bitfield t_phyrdcslat
t_phyrdlat_tie_off	Input	6	Tie-off value for reset of register bitfield t_phyrdlat
t_phywrlat_diff_tie_off	Input	5	Tie-off value for reset of register bitfield t_phywrlat_diff
t_phywrcslat_tie_off	Input	5	Tie-off value for reset of register bitfield t_phywrcslat
t_phywrdata_tie_off	Input	1	Tie-off value for reset of register bitfield t_phywrdata
refresh_dur_rdlvl_tie_off	Input	1	Tie-off value for reset of register bitfield refresh_dur_rdlvl
t_rdlvl_en_tie_off	Input	6	Tie-off value for reset of register bitfield t_rdlvl_en
t_rdlvl_rr_tie_off	Input	10	Tie-off value for reset of register bitfield t_rdlvl_rr
refresh_dur_wrlvl_tie_off	Input	1	Tie-off value for reset of register bitfield refresh_dur_wrlvl
t_wrlvl_en_tie_off	Input	6	Tie-off value for reset of register bitfield t_wrlvl_en
t_wrlvl_ww_tie_off	Input	10	Tie-off value for reset of register bitfield t_wrlvl_ww
t_lpresp_tie_off	Input	3	Tie-off value for reset of register bitfield t_lpresp
user_config0_tie_off	Input	32	Tie-off value for reset of register bitfield user_config0
user_config1_tie_off	Input	32	Tie-off value for reset of register bitfield user_config1
user_config2_tie_off	Input	32	Tie-off value for reset of register bitfield user_config2
user_config3_tie_off	Input	32	Tie-off value for reset of register bitfield user_config3

The following table shows the Tie-off values for AMBA5 CHI list of the DMC.

# Table A-9 DMC Tie-off values for AMBA5 CHI list

Signal	Туре	Width	Description
system_id	Input	SKY_RSP_FLIT_SRCID_WIDTHparmname>	Tie-off value to set the physical node ID of the DMC
home_node_id	Input	(SKY_REQ_FLIT_SRCID_WIDTH*SYSTEM_REQUESTORS)parmname>	Tie off value to specify the concatenated physical node IDs of up to 8 Home Nodes that are permitted to access the DMC

The following table shows the DFI Interface bus list of the DMC.

# Table A-10 DMC DFI Interface list

Name	Width	Description
dfi_address	18	Address to DDR3 PHY
dfi_bank	3	Bank Address to PHY
dfi_ras_n	1	Row address strobe to PHY
dfi_cas_n	1	Column address strobe to PHY
dfi_we_n	1	Write enable to PHY
dfi_cs_n	MEMORY_CHIP_SELECTS	Chip-select to PHY
dfi_act_n	1	Activate to PHY
dfi_bg	2	Bank group address to PHY
dfi_cid	3	Chip ID to PHY
lfi_cke	MEMORY_CHIP_SELECTS	Clock enable to PHY
lfi_odt	MEMORY_CHIP_SELECTS	On Die Termination to PHY
lfi_reset_n	MEMORY_CHIP_SELECTS	Reset to PHY
dfi_parity_in	1	Command parity to PHY
dfi_wrdata_en	(DMC_DATA_BYTES + DMC_ECC_BYTES)	Write data enable PHY
dfi_wrdata	(DMC_DATA_BITS + DMC_ECC_BITS)	Write data to PHY
dfi_wrdata_cs_n	MEMORY_CHIP_SELECTS	Write Data Path Chip-select to PHY
lfi_wrdata_mask	(DMC_DATA_BYTES + DMC_ECC_BYTES)	Write data mask PHY
dfi_rddata_en	(DMC_DATA_BYTES + DMC_ECC_BYTES)	Enable for read data
dfi_rddata	(DMC_DATA_BITS + DMC_ECC_BITS)	Read data input from PHY
dfi_rddata_dbi_n	(DMC_DATA_BYTES + DMC_ECC_BYTES) * 2	Read Data DBI. This signal is sent with dfi_rddata bus indicating DBI functionality. If not used this signal must be tied to 'b1.
dfi_rddata_valid	(DMC_DATA_BYTES + DMC_ECC_BYTES)	Indicates read data valid
lfi_rddata_cs_n	MEMORY_CHIP_SELECTS	Read Data Path Chip-select to PHY
lfi_ctrlupd_req	1	This signal is part of DFI 3.0, see JEDEC specification for more information.
dfi_ctrlupd_ack	1	This signal is part of DFI 3.0, see JEDEC specification for more information.
dfi_phyupd_req	1	DFI PHY-initiated update request
lfi_phyupd_ack	1	DFI PHY-initiated update acknowledge
lfi_phyupd_type	2	DFI PHY-initiated update type

# Table A-10 DMC DFI Interface list (continued)

Name	Width	Description
dfi_phy_crc_mode	1	Sends CRC data as part of the data burst. $b0 = CRC$ code generation and validation performed in the MC. $b1 = CRC$ code generation and validation performed in the PHY.
dfi_data_byte_disable	(DMC_DATA_BYTES + DMC_ECC_BYTES)	This signal is part of DFI 3.0, see JEDEC specification for more information.
dfi_dram_clk_disable	MEMORY_CHIP_SELECTS	DRAM clock disable to PHY
dfi_init_start	1	This signal is part of DFI 3.0, see JEDEC specification for more information.
dfi_init_complete	1	Indicates PHY initialization complete
dfi_alert_n	1	This signal is part of DFI 3.0, see JEDEC specification for more information.
dfi_err	1	This signal is part of DFI 3.0, see JEDEC specification for more information.
dfi_err_info	4	This signal is part of DFI 3.0, see JEDEC specification for more information.
dfi_phylvl_req_cs_n	MEMORY_CHIP_SELECTS	This signal is part of DFI 3.1, see JEDEC specification for more information.
dfi_phylvl_ack_cs_n	MEMORY_CHIP_SELECTS	This signal is part of DFI 3.1, see JEDEC specification for more information.
dfi_rdlvl_req	1	DFI read data eye training request
dfi_rdlvl_cs_n	MEMORY_CHIP_SELECTS	DFI read data eye training request target chip-select
dfi_rdlvl_periodic	1	DFI read data eye training request periodic
dfi_rdlvl_en	1	DFI read data eye training enable
dfi_rdlvl_resp	1	DFI read data eye training response
dfi_rdlvl_gate_req	1	DFI read gate training request
dfi_rdlvl_gate_cs_n	MEMORY_CHIP_SELECTS	DFI read gate training request target chip-select
dfi_rdlvl_gate_periodic	1	DFI read gate training request periodic
dfi_rdlvl_gate_en	1	DFI read gate training enable
dfi_rdlvl_gate_resp	1	DFI read gate training response
dfi_wrlvl_req	1	DFI write leveling training request
dfi_wrlvl_cs_n	MEMORY_CHIP_SELECTS	DFI write leveling training request target chip-select
dfi_wrlvl_periodic	1	DFI write leveling training request periodic
dfi_wrlvl_en	1	DFI write leveling training enable
dfi_wrlvl_strobe	1	DFI write leveling training strobe
dfi_wrlvl_resp	1	DFI write leveling training response
dfi_lvl_pattern	4	This signal is part of DFI 3.0, see JEDEC specification for more information.

### Table A-10 DMC DFI Interface list (continued)

Width	Description	
1	This signal is part of DFI 3.0, see JEDEC specification for more information.	
MEMORY_CHIP_SELECTS	This signal is part of DFI 3.0, see JEDEC specification for more information.	
1	DFI refresh during training enable	
1	DFI command low power request	
1	DFI data low power request	
4	DFI command low power PHY wakeup allowance	
1	DFI command low power acknowledge	
	1 MEMORY_CHIP_SELECTS 1 1 1	

The following table shows the Q-Channel Interface for DMC bus list of the DMC.

### Table A-11 DMC Q-Channel Interface for DMC list

Name	Width	Description
qreqn	1	Request from the external clock controller to prepare to stop the clock
qacceptn	1	Positive acknowledgment after receiving QREQn assertion indicating that the DMC has completed preparation to stop the clocks and that the external clock controller can stop the clock
qdeny	1	Negative acknowledgment after receiving QREQn assertion indicating that the DMC has refused the request from the external clock controller to prepare to stop the clock
qactive	1	Indication that the DMC is active

The following table shows the Q-Channel Interface for APB interface bus list of the DMC.

### Table A-12 DMC Q-Channel Interface for APB interface list

Name	Width	Description
qreqn_apb	1	Request from the external clock controller to prepare to stop the clock
qacceptn_apb	1	Positive acknowledgment after receiving QREQn assertion indicating that the APB interface has completed preparation to stop the clocks and that the external clock controller can stop the clock
qdeny_apb	1	Negative acknowledgment after receiving QREQn assertion indicating that the APB interface has refused the request from the external clock controller to prepare to stop the clock
qactive_apb	1	Indication that the APB interface is active

The following table shows the Clock Frequency Change Interface bus list of the DMC.

# Table A-13 DMC Clock Frequency Change Interface list

Name	Width	Description
cc_frequency	5	Used to indicate new frequency as part of frequency change protocol
cc_freq_change_req	1	Signals to an external clock control that the clock frequency can be updated
cc_freq_change_ack	1	Signals to the DMC from an external clock control that the clock frequency has been updated

The following table shows the Clock Frequency Change Interface bus list of the DMC.

Table A-14	DMC Clock Free	quency Change	Interface list
------------	----------------	---------------	----------------

Name	Width	Description
dfi_frequency	5	Used to indicate new frequency as part of frequency change protocol
dfi_freq_change_req	1	Signals to an external clock control that the clock frequency can be updated
dfi_freq_change_ack	1	Signals to the DMC from an external clock control that the clock frequency has been updated

The following table shows the Memory BIST interface bus list of the DMC.

### Table A-15 DMC Memory BIST interface list

Name	Width	Description
mbistresetn	1	MBIST reset. Active low.
mbistreq	1	MBIST request
mbistack	1	MBIST acknowledge
mbistwriteen	1	MBIST write enable
mbistreaden	1	MBIST read enable
mbistaddr	7	MBIST address
mbistarray	5	MBIST array selection
mbistindata	154	MBIST write data
mbistoutdata	154	MBIST read data

The following table shows the interrupt signal list of the DMC. All the signals are outputs from the DMC.

# Table A-16 DMC interrupt list

Name	Width	Description
ram_ecc_errc_int	1	The DMC has detected a correctable error in an internal RAM
ram_ecc_errd_int	1	The DMC has detected an un-correctable error in an internal RAM
dram_ecc_errc_int	1	The DMC has detected a correctable error in a DRAM burst
dram_ecc_errd_int	1	The DMC has detected a data failure that could not be corrected in a DRAM burst operation
failed_access_int	1	The DMC has detected a system request that has failed a permissions check
failed_prog_int	1	The DMC has detected a programming request that is not permitted
link_err_int	1	The DRAM interface has suffered from a link failure and a recovery attempt has begun
temperature_event_int	1	The DMC has detected a temperature event signaled by the DRAM, either directly, or if a temperature delta has been observed through automated polling of the temperature sensor
arch_fsm_int	1	The DMC has detected a change in the architectural state
phy_request_int	1	The DMC has detected a PHY request
combined_int	1	A combined interrupt that is the logical OR of the other interrupts
ram_ecc_errc_oflow	1	The DMC has detected a correctable error in an internal RAM and a previously detected assertion was not cleared

# Table A-16 DMC interrupt list (continued)

Name	Width	Description
ram_ecc_errd_oflow	1	The DMC has detected a un-correctable error in an internal RAM and a previously detected assertion was not cleared
dram_ecc_errc_oflow	1	The DMC has detected a correctable error in a DRAM burst and a previously detected assertion was not cleared
dram_ecc_errd_oflow	1	The DMC has detected a data failure that could not be corrected in a DRAM burst operation and a previously detected assertion was not cleared
failed_access_oflow	1	The DMC has detected a system request that has failed a permissions check and a previously detected assertion was not cleared
failed_prog_oflow	1	The DMC has detected a programming request that is not permitted and a previously detected assertion was not cleared
link_err_oflow	1	The DRAM interface has suffered from a link failure and a recovery attempt has begun and a previously detected assertion was not cleared
temperature_event_oflow	1	The DMC has detected a temperature event signaled by the DRAM, either directly, or if a temperature delta has been observed through automated polling of the temperature sensor and a previously detected assertion was not cleared
arch_fsm_oflow	1	The DMC has detected a change in the architectural state and a previously detected assertion was not cleared
phy_request_oflow	1	The DMC has detected a PHY request and a previously detected assertion was not cleared
combined_oflow	1	A combined interrupt that is the logical OR of the other interrupt overflows

# Appendix B **Revisions**

This appendix describes the technical changes between released issues of this book.

It contains the following sections:

• *B.1 Revisions* on page Appx-B-308.

# B.1 Revisions

This appendix describes the technical changes between released issues of this book.

### Table B-1 Revision 0000 issue 00

Change	Location	Affects

First release - -

# Table B-2 Differences between revision 0000 issue 00 and revision 0001 issue 00

Change	Location	Affects
Programmable registers updated	Chapter 3 Programmers Model on page 3-31	All revisions
DIMM supported list updated.	2.4 Constraints and limitations of use on page 2-29	All revisions