# title
Can I apply multi-cycle timing constraints to AXIM bus interface inputs in Cortex-M7 DCLS implementation?

# topic.label
Can I apply multi-cycle timing constraints to AXIM bus interface inputs in Cortex-M7 DCLS implementation?