# title
 How are hard errors handled in TCMs with ECC in the Cortex-M55/M85?

# topic.label
 How are hard errors handled in TCMs with ECC in the Cortex-M55/M85?