# title
How can the Cortex-R82/R82AE generate 256-bit transactions with the Main Manager AXI manager interface?

# topic.label
How can the Cortex-R82/R82AE generate 256-bit transactions with the Main Manager AXI manager interface?