# title
Why are there cache accesses in Cortex-M55/M85 even though CCR.IC=0 and CCR.DC=0?

# topic.label
Why are there cache accesses in Cortex-M55/M85 even though CCR.IC=0 and CCR.DC=0?