# title
Can instruction accesses to Non-cacheable Normal memory be held in instruction caches in AArch64 state?

# topic.label
Can instruction accesses to Non-cacheable Normal memory be held in instruction caches in AArch64 state?