# title
How should a 32-bit write access across a 64-bit bus be represented as AXI transactions?

# topic.label
How should a 32-bit write access across a 64-bit bus be represented as AXI transactions?