# title
Do Cortex-A5 cache evictions generate INCR burst type transfers ?

# topic.label
Do Cortex-A5 cache evictions generate INCR burst type transfers ?