# title
When DMA writes via ACP to coherent memory, does it pollute the L1 cache ?

# topic.label
When DMA writes via ACP to coherent memory, does it pollute the L1 cache ?