# title
ARM Compiler armasm User Guide Version 5.06

# topic.topics[].topics[].label
About the ARM Compiler toolchain assemblers

# topic.topics[].topics[].label
Directives that can be omitted in pass 2 of the assembler

# topic.topics[].topics[].label
ARM, Thumb, and ThumbEE instruction sets

# topic.topics[].topics[].label
Changing between ARM, Thumb, and ThumbEE state

# topic.topics[].topics[].label
Processor modes, and privileged and unprivileged software execution

# topic.topics[].topics[].label
Syntax of source lines in assembly language

# topic.topics[].topics[].label
Load immediate values using LDR Rd, =const

# topic.topics[].topics[].label
Load addresses to a register using LDR Rd, =label

# topic.topics[].topics[].label
Load and store multiple register instructions

# topic.topics[].topics[].label
Load and store multiple register instructions in ARM and Thumb

# topic.topics[].topics[].label
Assembly language changes after RVCT v2.1

# topic.topics[].topics[].label
Condition code suffixes and related flags

# topic.topics[].topics[].label
Comparison of condition code meanings in integer and floating-point code

# topic.topics[].topics[].label
Example showing the benefits of using conditional instructions

# topic.topics[].topics[].label
Specify command-line options with an environment variable

# topic.topics[].topics[].label
Using stdin to input source code to the assembler

# topic.topics[].topics[].label
Identifying versions of armasm in source code

# topic.topics[].topics[].label
ARM and Thumb instruction portability diagnostics

# topic.topics[].label
Symbols, Literals, Expressions, and Operators

# topic.topics[].topics[].label
Addition, subtraction, and logical operators

# topic.topics[].topics[].label
Difference between operator precedence in assembly language and C

# topic.topics[].topics[].label
NEON views of the extension register bank

# topic.topics[].topics[].label
Conditional execution of NEON instructions

# topic.topics[].topics[].label
Normal, long, wide, and narrow NEON operation

# topic.topics[].topics[].label
NEON operations not affected by flush-to-zero mode

# topic.topics[].topics[].label
The effects of using flush-to-zero mode in NEON

# topic.topics[].topics[].label
VFP views of the extension register bank

# topic.topics[].topics[].label
Conditional execution of VFP instructions

# topic.topics[].topics[].label
The effects of using flush-to-zero mode in VFP

# topic.topics[].topics[].label
VFP operations not affected by flush-to-zero mode

# topic.topics[].topics[].label
Vectors in the VFP extension register bank

# topic.topics[].topics[].label
Control of scalar, vector, and mixed operations

# topic.topics[].topics[].label
Overview of VFP directives and vector notation

# topic.topics[].topics[].label
Syntax of Operand2 as a register with optional shift

# topic.topics[].topics[].label
MRS (system coprocessor register to ARM register)

# topic.topics[].topics[].label
MSR (ARM register to system coprocessor register)

# topic.topics[].topics[].label
Summary of shared NEON and VFP instructions

# topic.topics[].topics[].label
Interleaving provided by load and store element and structure instructions

# topic.topics[].topics[].label
Alignment restrictions in load and store element and structure instructions

# topic.topics[].topics[].label
VCVT (between fixed-point or integer, and floating-point)

# topic.topics[].topics[].label
VLDn (single n-element structure to one lane)

# topic.topics[].topics[].label
VLDn (single n-element structure to all lanes)

# topic.topics[].topics[].label
VMOV (between two ARM registers and a 64-bit extension register)

# topic.topics[].topics[].label
VMOV (between an ARM register and a NEON scalar)

# topic.topics[].topics[].label
VQDMLAL and VQDMLSL (by vector or by scalar)

# topic.topics[].topics[].label
VSTn (single n-element structure to one lane)

# topic.topics[].topics[].label
VCVT (between floating-point and integer)

# topic.topics[].topics[].label
VCVT (between floating-point and fixed-point)

# topic.topics[].topics[].label
VFMA, VFMS, VFNMA, VFNMS (floating-point)

# topic.topics[].topics[].label
VMOV (between one ARM register and single precision VFP)

# topic.topics[].topics[].label
VMOV (between two ARM registers and one or two extension registers)

# topic.topics[].topics[].label
VMOV (between an ARM register and half a double precision VFP register)

# topic.topics[].topics[].label
About Wireless MMX Technology instructions

# topic.topics[].topics[].label
WRN and WCN directives to support Wireless MMX Technology

# topic.topics[].topics[].label
Frame directives and Wireless MMX Technology

# topic.topics[].topics[].label
Wireless MMX load and store instructions

# topic.topics[].topics[].label
Wireless MMX Technology and XScale instructions

# metadata.contentDescription
The ARM Compiler armasm User Guide provides user information for the ARM assembler, armasm. It contains information on command-line options, instruction sets, and assembler directives.