# title
Cortex-M1 FPGA Development Kit Example System Tutorial

# topic.label
Cortex-M1 FPGA Development Kit Example System Tutorial

# topic.topics[].topics[].label
About the tutorial and example SOPC system

# topic.topics[].topics[].topics[].label
Cortex-M1 processor SOPC Builder component

# topic.topics[].topics[].topics[].label
Timer and Cortex-M1 Nested Vectored Interrupt Controller (NVIC)

# topic.topics[].topics[].topics[].label
External tristate bridge and external memories

# topic.topics[].topics[].label
Loading the FPGA using the Quartus II Programmer

# topic.topics[].topics[].label
Viewing the example software source code (optional)

# topic.topics[].label
Demonstration Software and Example SOPC System

# topic.topics[].topics[].label
Emulation on the Cyclone III Starter Board using the MDK tools

# topic.topics[].topics[].label
Loading the Cyclone III Starter Board and starting the Cortex-M1 terminal

# topic.topics[].topics[].label
Simulating the example SOPC system design

# topic.topics[].topics[].topics[].label
Open the Wave viewer with Example SOPC System signals

# topic.topics[].topics[].topics[].label
Halt and view the initial simulation results

# topic.topics[].topics[].label
About the RTX real time operating system example

# topic.topics[].topics[].label
Flash-FPGA load and code space considerations

# topic.topics[].topics[].label
Preloading Altera RAMs with Cortex-M1 instructions

# topic.topics[].topics[].label
Using SOPC Builder to configure and generate the example SOPC system

# topic.topics[].topics[].topics[].label
Step 5: Add the top-level file to the project

# topic.topics[].topics[].topics[].label
Step 10: Create TCM initialization files

# metadata.contentDescription
This is the example system tutorial for the Cortex-M1 processor in an FPGA Development Kit targeted at Altera Cyclone III devices using the Quartus II tools including the Altera System On a Programmable Chip (SOPC) Builder.