# title
ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual r0p1

# topic.label
ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual

# topic.topics[].topics[].topics[].label
AXI low-power interface and clock gating

# topic.topics[].topics[].topics[].label
Global address space 0 registers summary

# topic.topics[].topics[].topics[].label
Global address space 1 registers summary

# topic.topics[].topics[].topics[].label
Security state determination address space registers summary

# topic.topics[].topics[].topics[].label
Peripheral and component identification registers summary

# topic.topics[].topics[].topics[].label
Translation context bank registers summary

# topic.topics[].topics[].topics[].label
Secure alias to Non-secure Configuration Register 0

# topic.topics[].topics[].topics[].label
Secure Alias to Non-secure Auxiliary Configuration Register

# topic.topics[].topics[].topics[].label
Context Bank Fault Restricted Syndrome registers A

# topic.topics[].topics[].topics[].label
Performance Monitor Counter Group Configuration registers

# topic.topics[].topics[].topics[].label
Performance Monitor Counter Group Stream Match registers

# topic.topics[].topics[].topics[].label
Performance Monitor Device Type Register

# topic.topics[].topics[].label
Security State Determination address space

# metadata.contentDescription
This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.