# title
Cortex-A5 Technical Reference Manual r0p1

# topic.topics[].topics[].label
Product documentation, design flow, and architecture

# topic.topics[].topics[].topics[].label
Communication to the Power Management Controller

# topic.topics[].topics[].topics[].label
Interworking ARM and Thumb code sequences

# topic.topics[].topics[].topics[].label
Security Extensions write access disable

# topic.topics[].topics[].topics[].label
c0, Instruction set attributes registers

# topic.topics[].topics[].topics[].label
Instruction Set Attributes Registers 6-7

# topic.topics[].topics[].topics[].label
Auxiliary Instruction Fault Status Register

# topic.topics[].topics[].topics[].label
Jazelle Identity and Miscellaneous Functions Register

# topic.topics[].topics[].topics[].label
Jazelle Operating System Control Register

# topic.topics[].topics[].topics[].label
Jazelle Configurable Opcode Translation Table Register

# topic.topics[].topics[].topics[].label
Operating System Lock and Save/Restore Registers

# topic.topics[].topics[].topics[].label
Device Power-down and Reset Control Register

# topic.topics[].topics[].topics[].label
Device Power-down and Reset Status Register

# topic.topics[].topics[].topics[].label
Memory mapped accesses, DBGROMADDR, and DBGSELFADDR

# metadata.contentDescription
This book is written for hardware and software engineers implementing Cortex-A5 system designs. It provides information that enables designers to integrate the processor into a target system.