# title
ARM Architecture Reference Manual Security Extensions Supplement

# topic.label
ARM Architecture Reference Manual Security Extensions Supplement

# topic.topics[].topics[].label
About the ARM Architecture Security Extensions

# topic.topics[].topics[].label
Security state, Monitor mode, and the NS-bit

# topic.topics[].topics[].label
Switching between Secure and Non-secure contexts

# topic.topics[].topics[].topics[].label
CP15 register 3, Domain Access Control registers

# topic.topics[].topics[].topics[].label
CP15 register 6, Fault Address registers

# topic.topics[].topics[].topics[].label
CP15 register 10, TLB lockdown registers

# topic.topics[].topics[].topics[].label
CP15 register 12, miscellaneous registers

# topic.topics[].topics[].topics[].label
CP15 register 7, cache management functions

# topic.topics[].topics[].topics[].label
CP15 register 7, Virtual Address to Physical Address translation

# topic.topics[].topics[].topics[].label
CP15 register 9, cache lockdown and cache behavior override registers

# topic.topics[].topics[].topics[].label
CP15 register 9: TCM regions, TCM selection, and region control registers

# topic.topics[].topics[].label
CP14 register 1, Debug Status and Control Register

# topic.topics[].topics[].label
CP14 register 6, Watchpoint Fault Address Register

# topic.topics[].topics[].label
CP14 registers 80-95: Breakpoint Control Registers

# topic.topics[].topics[].label
CP14 registers 112-127: Watchpoint Control Registers

# topic.topics[].topics[].topics[].label
Action on EBDGRQ and Debug state Entry Request command

# metadata.contentDescription
ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.