# title
ARM1176JZF-S Technical Reference Manual r0p7

# topic.topics[].topics[].topics[].label
Instruction cycle summary and interlocks

# topic.topics[].topics[].label
Secure world and Non-secure world operation with TrustZone

# topic.topics[].topics[].topics[].label
ARM state and Thumb state registers relationship

# topic.topics[].topics[].topics[].label
Modification of PSR bits by MSR instructions

# topic.topics[].topics[].topics[].label
Imprecise Data Abort mask in the CPSR/SPSR

# topic.topics[].topics[].topics[].label
System control coprocessor functional groups

# topic.topics[].topics[].topics[].label
c2, Translation Table Base Control Register

# topic.topics[].topics[].topics[].label
c9, Data and instruction cache lockdown registers

# topic.topics[].topics[].topics[].label
c9, Data TCM Non-secure Control Access Register

# topic.topics[].topics[].topics[].label
c9, Instruction TCM Non-secure Control Access Register

# topic.topics[].topics[].topics[].label
c11, DMA identification and status registers

# topic.topics[].topics[].topics[].label
c11, DMA Internal Start Address Register

# topic.topics[].topics[].topics[].label
c11, DMA External Start Address Register

# topic.topics[].topics[].topics[].label
c12, Secure or Non-secure Vector Base Address Register

# topic.topics[].topics[].topics[].label
c12, Monitor Vector Base Address Register

# topic.topics[].topics[].topics[].label
c15, Peripheral Port Memory Remap Register

# topic.topics[].topics[].topics[].label
c15, Secure User and Non-secure Access Validation Control Register

# topic.topics[].topics[].topics[].label
c15, Performance Monitor Control Register

# topic.topics[].topics[].topics[].label
c15, System Validation Operations Register

# topic.topics[].topics[].topics[].label
c15, System Validation Cache Size Mask Register

# topic.topics[].topics[].topics[].label
c15, Instruction Cache Master Valid Register

# topic.topics[].label
Unaligned and Mixed-endian Data Access Support

# topic.topics[].topics[].label
About unaligned and mixed-endian support

# topic.topics[].topics[].topics[].label
Support for unaligned data access in ARMv6 (U=1)

# topic.topics[].topics[].topics[].label
ARMv6 unaligned data access restrictions

# topic.topics[].topics[].topics[].label
Load double, load multiple, load coprocessor (little-endian, E = 0)

# topic.topics[].topics[].topics[].label
Load double, load multiple, load coprocessor (big-endian, E=1)

# topic.topics[].topics[].topics[].label
Store double, store multiple, store coprocessor (little-endian, E=0)

# topic.topics[].topics[].topics[].label
Store double, store multiple, store coprocessor (big-endian, E=1)

# topic.topics[].topics[].topics[].label
Legacy fixed instruction and data endianness

# topic.topics[].topics[].label
Instructions to reverse bytes in a general-purpose register

# topic.topics[].topics[].topics[].label
Virtual to physical translation mapping restrictions

# topic.topics[].topics[].topics[].label
C and B bit, and type extension field encodings

# topic.topics[].topics[].topics[].label
Ordering requirements for memory accesses

# topic.topics[].topics[].topics[].label
Backwards-compatible page table translation subpage AP bits enabled

# topic.topics[].topics[].topics[].label
ARMv6 page table translation subpage AP bits disabled

# topic.topics[].topics[].topics[].label
Restrictions on page table mappings page coloring

# topic.topics[].topics[].topics[].label
AXI parameters for the level 2 interconnect interfaces

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STRB

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STRH

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STR or STM1

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STRD or STM2

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM3

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM4

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM5

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM6

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM7

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM8

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM9

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM10

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM11

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM12

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM13

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM14

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM15

# topic.topics[].topics[].topics[].label
Cacheable Write-Through or Noncacheable STM16

# topic.topics[].topics[].topics[].label
Communication to the Power Management Controller

# topic.topics[].topics[].label
About the PL192 Vectored Interrupt Controller

# topic.topics[].topics[].topics[].label
CP14 c1, Debug Status and Control Register (DSCR)

# topic.topics[].topics[].topics[].label
CP14 c6, Watchpoint Fault Address Register (WFAR)

# topic.topics[].topics[].topics[].label
CP14 c64-c69, Breakpoint Value Registers (BVR)

# topic.topics[].topics[].topics[].label
CP14 c80-c85, Breakpoint Control Registers (BCR)

# topic.topics[].topics[].topics[].label
CP14 c96-c97, Watchpoint Value Registers (WVR)

# topic.topics[].topics[].topics[].label
CP14 c112-c113, Watchpoint Control Registers (WCR)

# topic.topics[].topics[].topics[].label
CP14 c10, Debug State Cache Control Register

# topic.topics[].topics[].topics[].label
CP14 c11, Debug State MMU Control Register

# topic.topics[].topics[].topics[].label
Behavior of the processor on debug events

# topic.topics[].topics[].topics[].label
Effect of a debug event on CP15 registers

# topic.topics[].topics[].topics[].label
Setting breakpoints, watchpoints, and vector catch debug events

# topic.topics[].topics[].topics[].label
Setting software breakpoint debug events (BKPT)

# topic.topics[].topics[].topics[].label
Transferring data between the host and the core

# topic.topics[].topics[].topics[].label
Target to host debug communications channel sequence

# topic.topics[].topics[].topics[].label
Host to target debug communications channel

# topic.topics[].topics[].topics[].label
Reading a current mode ARM register in the range R0-R14

# topic.topics[].topics[].topics[].label
Writing a current mode ARM register in the range R0-R14

# topic.topics[].topics[].topics[].label
General notes about reading and writing memory

# topic.topics[].topics[].topics[].label
Setting breakpoints, watchpoints and vector traps

# topic.topics[].topics[].label
About cycle timings and interlock behavior

# topic.topics[].topics[].label
QADD, QDADD, QSUB, and QDSUB instructions

# topic.topics[].topics[].topics[].label
Load and Store Multiples, other than load multiples including the PC

# topic.topics[].topics[].topics[].label
Load Multiples, where the PC is in the register list

# topic.topics[].topics[].label
SVC, SMC, BKPT, Undefined, and Prefetch Aborted instructions

# topic.topics[].topics[].label
Maintaining consistency in register precision

# topic.topics[].topics[].label
Data transfer between memory and VFP11 registers

# topic.topics[].topics[].label
Access to register banks in CDP operations

# topic.topics[].topics[].topics[].label
An IEEE 754 standard-compliant implementation

# topic.topics[].topics[].topics[].label
Complete implementation of the IEEE 754 standard

# topic.topics[].topics[].topics[].label
IEEE 754 standard implementation choices

# topic.topics[].topics[].topics[].label
Floating-Point System ID Register, FPSID

# topic.topics[].topics[].topics[].label
Floating-Point Status and Control Register, FPSCR

# topic.topics[].topics[].topics[].label
Instruction registers, FPINST and FPINST2

# topic.topics[].topics[].topics[].label
Scoreboard operation when an instruction bounces

# topic.topics[].topics[].topics[].label
Load multiple-short vector CDP RAW hazard example

# topic.topics[].topics[].topics[].label
Short vector CDP-load multiple WAR hazard example

# topic.topics[].topics[].topics[].label
Short vector CDP-load multiple WAR hazard example

# topic.topics[].topics[].topics[].label
Load multiple-load-CDP resource hazard example

# topic.topics[].topics[].topics[].label
Load multiple-short vector CDP resource hazard example

# topic.topics[].topics[].topics[].label
Short vector CDP-CDP resource hazard example

# topic.topics[].topics[].topics[].label
Potential or actual exception that the VFP11 coprocessor cannot handle

# topic.topics[].topics[].topics[].label
Potential or actual exception with the exception enable bit set

# topic.topics[].topics[].topics[].label
Determination of the trigger instruction

# topic.topics[].topics[].topics[].label
Exception processing for CDP scalar instructions

# topic.topics[].topics[].topics[].label
Exception processing for CDP short vector instructions

# topic.topics[].topics[].topics[].label
Examples of exception detection for vector instructions

# topic.topics[].topics[].label
Interrupt signals, including VIC interface

# topic.topics[].label
Summary of ARM1136JF-S and ARM1176JZF-S Processor Differences

# topic.topics[].topics[].label
About the differences between the ARM1136JF-S and ARM1176JZF-S processors

# metadata.contentDescription
This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.