# title
ARM966E-S Technical Reference Manual r2p1

# topic.topics[].topics[].topics[].label
CP15 c13, Trace Process Identifier Register

# topic.topics[].topics[].topics[].label
CP15 c15, Test and Configuration Register

# topic.topics[].topics[].topics[].label
Single or Multiple wait-state RAM example

# topic.topics[].topics[].topics[].label
Committing write data to the AHB write buffer

# topic.topics[].topics[].topics[].label
Draining write data from the AHB write buffer

# topic.topics[].topics[].topics[].label
Synchronizing the external coprocessor pipeline

# topic.topics[].topics[].topics[].label
Actions of the ARM9E-S core in debug state

# topic.topics[].topics[].topics[].label
Communications Channel Monitor Mode Debug Status register

# topic.topics[].topics[].topics[].label
Communications using the communications channel

# topic.topics[].topics[].topics[].label
AHB bus request and grant-related timing

# metadata.contentDescription
This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.