# title
Arm DynamIQ Shared Unit 120AE Software Developer Errata Notice

# topic.label
Arm® DynamIQ™ Shared Unit 120AE Software Developer Errata Notice

# topic.topics[].topics[].topics[].label
3516543 Denial of service during RetryAcks from CHI interconnect

# topic.topics[].topics[].topics[].label
3612715 Interconnect asserting RXSACTIVE during a power transition might cause an unexpected DCLS fault

# topic.topics[].topics[].topics[].label
3654558 Interrupt outputs remain asserted from cluster after a core is in the OFF_EMU power mode

# topic.topics[].topics[].topics[].label
3757560 Complex shared power domain might reset when it is transitioning from OFF or OFF_EMU to ON

# topic.topics[].topics[].topics[].label
3825771 Cache maintenance by set/way might operate on wrong L3 index

# topic.topics[].topics[].topics[].label
3088207 ECC error might cause deadlock if memory attributes mismatched

# topic.topics[].topics[].topics[].label
3155621 Incorrect response sent from ACP for poisoned data

# topic.topics[].topics[].topics[].label
3163680 Fault propagation to cluster pin may be delayed by clock gating

# topic.topics[].topics[].topics[].label
3187955 Debug power transitions when DCLS_DELAYS set to 3 might cause an unexpected DCLS fault

# topic.topics[].topics[].topics[].label
3195829 Power transition to ON immediately after warm reset might deadlock

# topic.topics[].topics[].topics[].label
3362227 Power transitions during debug might cause an unexpected DCLS fault

# topic.topics[].topics[].topics[].label
3516547 MPAM out of range PartID might not be reported

# topic.topics[].topics[].topics[].label
3654591 PPU in static mode with core in FULL_RET might deadlock

# topic.topics[].topics[].topics[].label
3674143 Reserved operating modes might cause deadlock

# topic.topics[].topics[].topics[].label
3716973 Trace flush may not flush all data in transport

# topic.topics[].topics[].topics[].label
3733257 Unexpected DCLS fault during Debug Recovery or Warm Reset power modes

# topic.topics[].topics[].topics[].label
3776105 Fault injection might not report fault when PPUCLK is gated

# topic.topics[].topics[].topics[].label
3825767 Incorrect Aff0 field in DEVAFF registers

# topic.topics[].topics[].topics[].label
3901921 APB access to core, or cluster register might receive incorrect data

# topic.topics[].topics[].topics[].label
3922453 Core in a complex transitioning to OFF or OFF_EMU might deadlock

# topic.topics[].topics[].topics[].label
3968469 Incorrect fields in MPAMF_IDR register

# topic.topics[].topics[].topics[].label
3968473 Incorrect field in PMDEVARCH register

# topic.topics[].topics[].topics[].label
3968478 DSU uses default MPAM value with wrong MPAMNS

# topic.topics[].topics[].topics[].label
3968482 DSU might not report data loss due to bus error

# topic.topics[].topics[].topics[].label
4173665 Incorrect Cluster CTIDEVAFF0 reserved value

# topic.topics[].topics[].topics[].label
4176401 Generic timer counter values and ETE and ELA timestamps are not accurate for core, complex

# topic.topics[].topics[].topics[].label
4204792 PMU event SCU_HZD_ADDRESS might over-count

# topic.topics[].topics[].topics[].label
4270329 CLUSTERPMU_PMOVSR not cleared on snapshot when CLUSTERPMU_PMSSRR is set

# topic.topics[].topics[].topics[].label
4554243 PMU L3 allocate event might under-count

# metadata.contentDescription
This document outlines RTL-level errata that may affect software developers through observable system behavior.