# title
Arm Neoverse N3 (MP195) Software Developer Errata Notice

# topic.label
Arm® Neoverse™ N3 (MP195) Software Developer Errata Notice

# topic.topics[].topics[].topics[].label
3114826 LDP instructions crossing a 64B boundary might return corrupted data

# topic.topics[].topics[].topics[].label
4689341 The CNT_CYCLES event can have a significant increment error due to WFE/WFI

# topic.topics[].topics[].topics[].label
4656707 TRBE trigger mode does not respect TRBSR_EL1.TRG

# topic.topics[].topics[].topics[].label
4410498 The TRBE forces wrong padding data during ETE draining, which corrupts the ETE trace

# topic.topics[].topics[].topics[].label
3866095 PE might send Atomic write data to the wrong target in violation of AMBA CHI architecture

# topic.topics[].topics[].topics[].label
3711915 DSB ST instructions might not properly order younger loads

# topic.topics[].topics[].topics[].label
3699563 Read of ICH_VMCR_EL2.VBPR1 might return incorrect data based on SCR_EL3.NS

# topic.topics[].topics[].topics[].label
3645546 TBRE might write to memory for which it does not have write permissions

# topic.topics[].topics[].topics[].label
3456111 MSR PSTATE.SSBS to 0 is not fully self-synchronizing

# topic.topics[].topics[].topics[].label
3163461 SPE might overwrite current SPE records and fail to overwrite old SPE records

# topic.topics[].topics[].topics[].label
3097813 Power off transition might deadlock if FULL_RET is enabled

# topic.topics[].topics[].topics[].label
4679313 SPE PMSEVFR_EL1 allows writes to RAZ/WI bits [15:13]

# topic.topics[].topics[].topics[].label
4554300 Continuous ELA trigger activity might prevent core power down

# topic.topics[].topics[].topics[].label
4491861 DC GVA instructions might update allocation tags twice

# topic.topics[].topics[].topics[].label
4106553 ETE and ELA timestamps are not accurate for core

# topic.topics[].topics[].topics[].label
3960911 The core might deadlock after leaving WARM_RST, DBG_RECOV, or OFF_EMU power modes

# topic.topics[].topics[].topics[].label
3913865 PMU events PMU_OVFS is always increased when PMCCNTR_EL0 overflows, independently of PMINTENSET_EL1.C value

# topic.topics[].topics[].topics[].label
3655258 ESR.IESB can have an incorrect value on SError

# topic.topics[].topics[].topics[].label
3655241 Injected Error can wrongly update Error Record Register

# topic.topics[].topics[].topics[].label
3655078 PSTATE.{PAN,UAO} synchronization might not be honored while MSR PSTATE is speculative

# topic.topics[].topics[].topics[].label
3637715 EDSCR.STATUS not updated on Halting Step when a Load-Exclusive instruction generates a synchronous exception

# topic.topics[].topics[].topics[].label
3522606 TRBIRQ is incorrectly masked when TRBLIMITR_EL1.E = 0

# topic.topics[].topics[].topics[].label
3127841 Checked stores in precise mode might fail to report tag check fails

# topic.topics[].topics[].topics[].label
3082770 Some PMU events might have incorrect values

# topic.topics[].topics[].topics[].label
3080100 SVE first faulting load crossing a 64B boundary might silently corrupt data in case of double external abort

# metadata.contentDescription
This document outlines RTL-level errata that may affect software developers through observable system behavior.