# title
Arm Cortex-R52+ processor MP044 Software Developer Errata Notice

# topic.label
Arm® Cortex®-R52+ processor MP044 Software Developer Errata Notice

# topic.topics[].topics[].topics[].label
2124438 VLDM/VSTM may corrupt data under certain conditions

# topic.topics[].topics[].topics[].label
2761868 GICR_TYPER registers do not reflect affinity configuration inputs

# topic.topics[].topics[].topics[].label
2921272 Executing LDM instruction might cause data corruption when HSCTLR.FI is set

# topic.topics[].topics[].topics[].label
2074700 ATB flush response may be delayed

# topic.topics[].topics[].topics[].label
3120632 The debugger view of the number of cores might be incorrect when switching between Split and Lock modes

# topic.topics[].topics[].topics[].label
3120670 DTR flags not cleared on external debugger access while leaving Debug state

# metadata.contentDescription
This document outlines RTL-level errata that may affect software developers through observable system behavior.