# title
Arm Cortex‑A720AE Core Technical Reference Manual

# topic.label
Arm® Cortex®‑A720AE Core Technical Reference Manual

# topic.topics[].topics[].label
Cortex‑A720AE  core configuration options

# topic.topics[].topics[].topics[].topics[].label
Split-mode (Mixed-configuration with cores split and DSU logic split)

# topic.topics[].topics[].topics[].topics[].label
Lock-mode (Mixed-configuration with cores locked and DSU logic locked)

# topic.topics[].topics[].topics[].topics[].label
Hybrid-mode (Mixed-configuration with cores split and DSU logic locked)

# topic.topics[].topics[].label
Cortex‑A720AE  core powerup and powerdown sequence

# topic.topics[].topics[].topics[].label
Managing RAS fault and error interrupts during the core powerdown procedure

# topic.topics[].topics[].label
Translation Lookaside Buffer entry content

# topic.topics[].topics[].label
Translation Lookaside Buffer match process

# topic.topics[].topics[].label
Hardware management of the Access flag and dirty state

# topic.topics[].topics[].label
Memory behavior and supported memory types 

# topic.topics[].topics[].label
L1 instruction cache Speculative memory accesses

# topic.topics[].topics[].label
Atomic instruction implementation in the L1 data memory system

# topic.topics[].label
Advanced SIMD and floating-point support

# topic.topics[].topics[].label
AArch64 generic system control registers 

# topic.topics[].topics[].label
Program and read the trace unit registers

# topic.topics[].topics[].label
Interaction with the Performance Monitoring Unit and Debug

# topic.topics[].topics[].label
Program and read the trace buffer registers

# topic.topics[].topics[].label
Statistical Profiling Extension events packet

# topic.topics[].topics[].label
Statistical Profiling Extension data source packet

# topic.topics[].topics[].label
AArch64 Generic System Control registers summary

# topic.topics[].topics[].topics[].label
ACTLR_EL1, Auxiliary Control Register (EL1)

# topic.topics[].topics[].topics[].label
AFSR0_EL1, Auxiliary Fault Status Register 0 (EL1)

# topic.topics[].topics[].topics[].label
AFSR1_EL1, Auxiliary Fault Status Register 1 (EL1)

# topic.topics[].topics[].topics[].label
AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1)

# topic.topics[].topics[].topics[].label
IMP_CPUACTLR_EL1, CPU Auxiliary Control Register

# topic.topics[].topics[].topics[].label
IMP_CPUECTLR_EL1, CPU Extended Control Register

# topic.topics[].topics[].topics[].label
IMP_CPUECTLR2_EL1, CPU Extended Control Register

# topic.topics[].topics[].topics[].label
IMP_CPUPWRCTLR_EL1, CPU Power Control Register

# topic.topics[].topics[].topics[].label
IMP_ATCR_EL1, CPU Auxiliary Translation Control Register

# topic.topics[].topics[].topics[].label
IMP_CPUCLL<n>_EL1, Cache Line Lockout Control Register, EL1, n = 0 - 3

# topic.topics[].topics[].topics[].label
IMP_CPUCLLCTLR_EL1, Cache Line Lockout Control Register, EL1

# topic.topics[].topics[].topics[].label
ACTLR_EL2, Auxiliary Control Register (EL2)

# topic.topics[].topics[].topics[].label
HACR_EL2, Hypervisor Auxiliary Control Register

# topic.topics[].topics[].topics[].label
AFSR0_EL2, Auxiliary Fault Status Register 0 (EL2)

# topic.topics[].topics[].topics[].label
AFSR1_EL2, Auxiliary Fault Status Register 1 (EL2)

# topic.topics[].topics[].topics[].label
AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2)

# topic.topics[].topics[].topics[].label
IMP_ATCR_EL2, CPU Auxiliary Translation Control Register

# topic.topics[].topics[].topics[].label
IMP_AVTCR_EL2, CPU Auxiliary Virtualization Translation Control Register

# topic.topics[].topics[].topics[].label
ACTLR_EL3, Auxiliary Control Register (EL3)

# topic.topics[].topics[].topics[].label
AFSR0_EL3, Auxiliary Fault Status Register 0 (EL3)

# topic.topics[].topics[].topics[].label
AFSR1_EL3, Auxiliary Fault Status Register 1 (EL3)

# topic.topics[].topics[].topics[].label
AMAIR_EL3, Auxiliary Memory Attribute Indirection Register (EL3)

# topic.topics[].topics[].topics[].label
IMP_ISIDE_DATA0_EL3, RAMINDEX Instruction Data register 0

# topic.topics[].topics[].topics[].label
IMP_ISIDE_DATA1_EL3, RAMINDEX Instruction Data register 1

# topic.topics[].topics[].topics[].label
IMP_ISIDE_DATA2_EL3, RAMINDEX Instruction Data register 2

# topic.topics[].topics[].topics[].label
IMP_MMU_DATA0_EL3, RAMINDEX TLB Data register 0

# topic.topics[].topics[].topics[].label
IMP_MMU_DATA1_EL3, RAMINDEX TLB Data register 1

# topic.topics[].topics[].topics[].label
IMP_MMU_DATA2_EL3, RAMINDEX TLB Data register 2

# topic.topics[].topics[].topics[].label
IMP_DSIDE_DATA0_EL3, RAMINDEX L1D Data register 0

# topic.topics[].topics[].topics[].label
IMP_DSIDE_DATA1_EL3, RAMINDEX L1D Data register 1

# topic.topics[].topics[].topics[].label
IMP_DSIDE_DATA2_EL3, RAMINDEX L1D Data register 2

# topic.topics[].topics[].topics[].label
IMP_L2_DATA0_EL3, RAMINDEX L2 Data register 0

# topic.topics[].topics[].topics[].label
IMP_L2_DATA2_EL3, RAMINDEX L2 Data register 2

# topic.topics[].topics[].topics[].label
IMP_L2_DATA1_EL3, RAMINDEX L2 Data register 1

# topic.topics[].topics[].topics[].label
IMP_ATCR_EL3, CPU Auxiliary Translation Control Register

# topic.topics[].topics[].topics[].label
IMP_CPUPCR_EL3, Selected Instruction Patch Control Register

# topic.topics[].topics[].topics[].label
IMP_CPUPOR_EL3, Selected Instruction Patch Opcode Register

# topic.topics[].topics[].topics[].label
IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register

# topic.topics[].topics[].topics[].label
IMP_CPUPOR2_EL3, Selected Instruction Patch Opcode Register 2

# topic.topics[].topics[].topics[].label
IMP_CPUPMR2_EL3, Selected Instruction Patch Mask Register 2

# topic.topics[].topics[].topics[].label
IMP_CPUPFR_EL3, Selected Instruction Private Flag Register

# topic.topics[].topics[].topics[].label
MVFR0_EL1, AArch32 Media and VFP Feature Register 0

# topic.topics[].topics[].topics[].label
MVFR1_EL1, AArch32 Media and VFP Feature Register 1

# topic.topics[].topics[].topics[].label
MVFR2_EL1, AArch32 Media and VFP Feature Register 2

# topic.topics[].topics[].topics[].label
ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0

# topic.topics[].topics[].topics[].label
ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1

# topic.topics[].topics[].topics[].label
ID_AA64ZFR0_EL1, SVE Feature ID register 0

# topic.topics[].topics[].topics[].label
ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0

# topic.topics[].topics[].topics[].label
ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1

# topic.topics[].topics[].topics[].label
ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0

# topic.topics[].topics[].topics[].label
ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1

# topic.topics[].topics[].topics[].label
ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0

# topic.topics[].topics[].topics[].label
ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1

# topic.topics[].topics[].topics[].label
ID_AA64ISAR2_EL1, AArch64 Instruction Set Attribute Register 2

# topic.topics[].topics[].topics[].label
ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0

# topic.topics[].topics[].topics[].label
ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1

# topic.topics[].topics[].topics[].label
ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2

# topic.topics[].topics[].topics[].label
CCSIDR_EL1, Current Cache Size ID Register

# topic.topics[].topics[].topics[].label
GMID_EL1, Multiple tag transfer ID register

# topic.topics[].topics[].topics[].label
CSSELR_EL1, Cache Size Selection Register

# topic.topics[].topics[].topics[].label
ICC_AP0R0_EL1, Interrupt Controller Active Priorities Group 0 Registers

# topic.topics[].topics[].topics[].label
ICV_AP0R0_EL1, Interrupt Controller Virtual Active Priorities Group 0 Registers

# topic.topics[].topics[].topics[].label
ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Registers

# topic.topics[].topics[].topics[].label
ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Registers

# topic.topics[].topics[].topics[].label
ICC_CTLR_EL1, Interrupt Controller Control Register (EL1)

# topic.topics[].topics[].topics[].label
ICV_CTLR_EL1, Interrupt Controller Virtual Control Register

# topic.topics[].topics[].topics[].label
ICH_VTR_EL2, Interrupt Controller VGIC Type Register

# topic.topics[].topics[].topics[].label
ICC_CTLR_EL3, Interrupt Controller Control Register (EL3)

# topic.topics[].topics[].label
AArch64 Performance Monitors registers summary

# topic.topics[].topics[].topics[].label
PMCR_EL0, Performance Monitors Control Register

# topic.topics[].topics[].topics[].label
PMCEID0_EL0, Performance Monitors Common Event Identification register 0

# topic.topics[].topics[].topics[].label
PMCEID1_EL0, Performance Monitors Common Event Identification register 1

# topic.topics[].topics[].label
AArch64 Activity Monitors registers summary

# topic.topics[].topics[].topics[].label
AMCGCR_EL0, Activity Monitors Counter Group Configuration Register

# topic.topics[].topics[].topics[].label
AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0

# topic.topics[].topics[].topics[].label
AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0

# topic.topics[].topics[].topics[].label
AMEVTYPER02_EL0, Activity Monitors Event Type Registers 0

# topic.topics[].topics[].topics[].label
AMEVTYPER03_EL0, Activity Monitors Event Type Registers 0

# topic.topics[].topics[].topics[].label
AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1

# topic.topics[].topics[].topics[].label
AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1

# topic.topics[].topics[].topics[].label
AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1

# topic.topics[].topics[].label
AArch64 Memory Partitioning and Monitoring registers summary

# topic.topics[].topics[].topics[].label
MPAMVPMV_EL2, MPAM Virtual Partition Mapping Valid Register

# topic.topics[].topics[].topics[].label
MPAMVPM0_EL2, MPAM Virtual PARTID Mapping Register 0

# topic.topics[].topics[].topics[].label
MPAMVPM1_EL2, MPAM Virtual PARTID Mapping Register 1

# topic.topics[].topics[].topics[].label
ERRSELR_EL1, Error Record Select Register

# topic.topics[].topics[].topics[].label
ERXFR_EL1, Selected Error Record Feature Register

# topic.topics[].topics[].topics[].label
ERXCTLR_EL1, Selected Error Record Control Register

# topic.topics[].topics[].topics[].label
ERXSTATUS_EL1, Selected Error Record Primary Status Register

# topic.topics[].topics[].topics[].label
ERXADDR_EL1, Selected Error Record Address Register

# topic.topics[].topics[].topics[].label
ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0

# topic.topics[].topics[].topics[].label
ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1

# topic.topics[].topics[].topics[].label
ERXMISC2_EL1, Selected Error Record Miscellaneous Register 2

# topic.topics[].topics[].topics[].label
ERXMISC3_EL1, Selected Error Record Miscellaneous Register 3

# topic.topics[].topics[].label
AArch64 Trace Buffer Extension registers summary

# topic.topics[].topics[].topics[].label
CPUPPMCR, Global PPM Configuration Register

# topic.topics[].topics[].topics[].label
CPUMPMMCR, Global MPMM Configuration Register

# topic.topics[].topics[].topics[].label
EDRCR, External Debug Reserve Control Register

# topic.topics[].topics[].topics[].label
EDACR, External Debug Auxiliary Control Register

# topic.topics[].topics[].topics[].label
EDPRCR, External Debug Power/Reset Control Register

# topic.topics[].topics[].topics[].label
EDPFR, External Debug Processor Feature Register

# topic.topics[].topics[].topics[].label
EDDEVARCH, External Debug Device Architecture register

# topic.topics[].topics[].topics[].label
EDDEVID2, External Debug Device ID register 2

# topic.topics[].topics[].topics[].label
EDDEVID1, External Debug Device ID register 1

# topic.topics[].topics[].topics[].label
EDDEVID, External Debug Device ID register 0

# topic.topics[].topics[].topics[].label
EDDEVTYPE, External Debug Device Type register

# topic.topics[].topics[].topics[].label
EDPIDR4, External Debug Peripheral Identification Register 4

# topic.topics[].topics[].topics[].label
EDPIDR0, External Debug Peripheral Identification Register 0

# topic.topics[].topics[].topics[].label
EDPIDR1, External Debug Peripheral Identification Register 1

# topic.topics[].topics[].topics[].label
EDPIDR2, External Debug Peripheral Identification Register 2

# topic.topics[].topics[].topics[].label
EDPIDR3, External Debug Peripheral Identification Register 3

# topic.topics[].topics[].topics[].label
EDCIDR0, External Debug Component Identification Register 0

# topic.topics[].topics[].topics[].label
EDCIDR1, External Debug Component Identification Register 1

# topic.topics[].topics[].topics[].label
EDCIDR2, External Debug Component Identification Register 2

# topic.topics[].topics[].topics[].label
EDCIDR3, External Debug Component Identification Register 3

# topic.topics[].topics[].topics[].label
PMPCSSR, Snapshot Program Counter Sample Register

# topic.topics[].topics[].topics[].label
PMCCNTSR, PMU Cycle Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR0, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR1, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR2, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR3, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR4, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR5, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR6, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR7, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR8, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR9, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR10, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR11, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR12, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR13, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR14, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR15, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR16, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR17, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR18, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMEVCNTSR19, PMU Event Counter Snapshot Register

# topic.topics[].topics[].topics[].label
PMCR_EL0, Performance Monitors Control Register

# topic.topics[].topics[].topics[].label
PMCEID0, Performance Monitors Common Event Identification register 0

# topic.topics[].topics[].topics[].label
PMCEID1, Performance Monitors Common Event Identification register 1

# topic.topics[].topics[].topics[].label
PMCEID2, Performance Monitors Common Event Identification register 2

# topic.topics[].topics[].topics[].label
PMCEID3, Performance Monitors Common Event Identification register 3

# topic.topics[].topics[].topics[].label
PMMIR, Performance Monitors Machine Identification Register

# topic.topics[].topics[].topics[].label
PMDEVARCH, Performance Monitors Device Architecture register

# topic.topics[].topics[].topics[].label
PMDEVID, Performance Monitors Device ID register

# topic.topics[].topics[].topics[].label
PMDEVTYPE, Performance Monitors Device Type register

# topic.topics[].topics[].topics[].label
PMPIDR4, Performance Monitors Peripheral Identification Register 4

# topic.topics[].topics[].topics[].label
PMPIDR0, Performance Monitors Peripheral Identification Register 0

# topic.topics[].topics[].topics[].label
PMPIDR1, Performance Monitors Peripheral Identification Register 1

# topic.topics[].topics[].topics[].label
PMPIDR2, Performance Monitors Peripheral Identification Register 2

# topic.topics[].topics[].topics[].label
PMPIDR3, Performance Monitors Peripheral Identification Register 3

# topic.topics[].topics[].topics[].label
PMCIDR0, Performance Monitors Component Identification Register 0

# topic.topics[].topics[].topics[].label
PMCIDR1, Performance Monitors Component Identification Register 1

# topic.topics[].topics[].topics[].label
PMCIDR2, Performance Monitors Component Identification Register 2

# topic.topics[].topics[].topics[].label
PMCIDR3, Performance Monitors Component Identification Register 3

# topic.topics[].topics[].topics[].label
AMEVTYPER00, Activity Monitors Event Type Registers 0

# topic.topics[].topics[].topics[].label
AMEVTYPER01, Activity Monitors Event Type Registers 0

# topic.topics[].topics[].topics[].label
AMEVTYPER02, Activity Monitors Event Type Registers 0

# topic.topics[].topics[].topics[].label
AMEVTYPER03, Activity Monitors Event Type Registers 0

# topic.topics[].topics[].topics[].label
AMEVTYPER10, Activity Monitors Event Type Registers 1

# topic.topics[].topics[].topics[].label
AMEVTYPER11, Activity Monitors Event Type Registers 1

# topic.topics[].topics[].topics[].label
AMEVTYPER12, Activity Monitors Event Type Registers 1

# topic.topics[].topics[].topics[].label
AMCGCR, Activity Monitors Counter Group Configuration Register

# topic.topics[].topics[].topics[].label
AMCFGR, Activity Monitors Configuration Register

# topic.topics[].topics[].topics[].label
AMDEVARCH, Activity Monitors Device Architecture Register

# topic.topics[].topics[].topics[].label
AMDEVTYPE, Activity Monitors Device Type Register

# topic.topics[].topics[].topics[].label
AMPIDR4, Activity Monitors Peripheral Identification Register 4

# topic.topics[].topics[].topics[].label
AMPIDR0, Activity Monitors Peripheral Identification Register 0

# topic.topics[].topics[].topics[].label
AMPIDR1, Activity Monitors Peripheral Identification Register 1

# topic.topics[].topics[].topics[].label
AMPIDR2, Activity Monitors Peripheral Identification Register 2

# topic.topics[].topics[].topics[].label
AMPIDR3, Activity Monitors Peripheral Identification Register 3

# topic.topics[].topics[].topics[].label
AMCIDR0, Activity Monitors Component Identification Register 0

# topic.topics[].topics[].topics[].label
AMCIDR1, Activity Monitors Component Identification Register 1

# topic.topics[].topics[].topics[].label
AMCIDR2, Activity Monitors Component Identification Register 2

# topic.topics[].topics[].topics[].label
AMCIDR3, Activity Monitors Component Identification Register 3

# topic.topics[].topics[].topics[].label
TRCITCTRL, Integration Mode Control Register

# topic.topics[].topics[].topics[].label
TRCDEVID2, Device Configuration Register 2

# topic.topics[].topics[].topics[].label
TRCDEVID1, Device Configuration Register 1

# topic.topics[].topics[].topics[].label
TRCPIDR4, Peripheral Identification Register 4

# topic.topics[].topics[].topics[].label
TRCPIDR5, Peripheral Identification Register 5

# topic.topics[].topics[].topics[].label
TRCPIDR6, Peripheral Identification Register 6

# topic.topics[].topics[].topics[].label
TRCPIDR7, Peripheral Identification Register 7

# topic.topics[].topics[].topics[].label
TRCPIDR0, Peripheral Identification Register 0

# topic.topics[].topics[].topics[].label
TRCPIDR1, Peripheral Identification Register 1

# topic.topics[].topics[].topics[].label
TRCPIDR2, Peripheral Identification Register 2

# topic.topics[].topics[].topics[].label
TRCPIDR3, Peripheral Identification Register 3

# topic.topics[].topics[].topics[].label
TRCCIDR0, Component Identification Register 0

# topic.topics[].topics[].topics[].label
TRCCIDR1, Component Identification Register 1

# topic.topics[].topics[].topics[].label
TRCCIDR2, Component Identification Register 2

# topic.topics[].topics[].topics[].label
TRCCIDR3, Component Identification Register 3

# topic.topics[].topics[].topics[].label
ERR0STATUS, Error Record Primary Status Register

# topic.topics[].topics[].topics[].label
ERR0MISC0, Error Record Miscellaneous Register 0

# topic.topics[].topics[].topics[].label
ERR0MISC1, Error Record Miscellaneous Register 1

# topic.topics[].topics[].topics[].label
ERR0MISC2, Error Record Miscellaneous Register 2

# topic.topics[].topics[].topics[].label
ERR0MISC3, Error Record Miscellaneous Register 3

# topic.topics[].topics[].topics[].label
ERRPIDR4, Peripheral Identification Register 4

# topic.topics[].topics[].topics[].label
ERRPIDR0, Peripheral Identification Register 0

# topic.topics[].topics[].topics[].label
ERRPIDR1, Peripheral Identification Register 1

# topic.topics[].topics[].topics[].label
ERRPIDR2, Peripheral Identification Register 2

# topic.topics[].topics[].topics[].label
ERRPIDR3, Peripheral Identification Register 3

# topic.topics[].topics[].topics[].label
ERRCIDR0, Component Identification Register 0

# topic.topics[].topics[].topics[].label
ERRCIDR1, Component Identification Register 1

# topic.topics[].topics[].topics[].label
ERRCIDR2, Component Identification Register 2

# topic.topics[].topics[].topics[].label
ERRCIDR3, Component Identification Register 3

# topic.topics[].topics[].topics[].label
PIDR4, Peripheral Identification Register 4

# topic.topics[].topics[].topics[].label
PIDR0, Peripheral Identification Register 0

# topic.topics[].topics[].topics[].label
PIDR1, Peripheral Identification Register 1

# topic.topics[].topics[].topics[].label
PIDR2, Peripheral Identification Register 2

# topic.topics[].topics[].topics[].label
PIDR3, Peripheral Identification Register 3

# topic.topics[].topics[].topics[].label
CIDR0, Component Identification Register 0

# topic.topics[].topics[].topics[].label
CIDR1, Component Identification Register 1

# topic.topics[].topics[].topics[].label
CIDR2, Component Identification Register 2

# topic.topics[].topics[].topics[].label
CIDR3, Component Identification Register 3

# metadata.contentDescription
This manual is for the Cortex ‑A720AE core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .