# title
Arm Corstone SSE-310 Example Subsystem Technical Reference Manual

# topic.label
Arm® Corstone™ SSE-310 Example Subsystem Technical Reference Manual

# topic.topics[].topics[].label
Trusted Base System Architecture for Armv8-M

# topic.topics[].topics[].label
P-Channel and Q-Channel Device interfaces

# topic.topics[].topics[].topics[].label
Clock Control Q-Channel Device interfaces

# topic.topics[].topics[].topics[].label
Power Control P-Channel Expansion Device interfaces

# topic.topics[].topics[].topics[].label
Power Control P-Channel Extension Device interfaces

# topic.topics[].topics[].topics[].label
Power Control Wakeup Q-Channel Device interfaces

# topic.topics[].topics[].label
Clock Control Q-Channel Control interfaces

# topic.topics[].topics[].label
Expansion Power Control Dependency interface

# topic.topics[].topics[].topics[].label
Main Interconnect Peripheral Protection Controller Expansion

# topic.topics[].topics[].topics[].label
Power domain hierarchy and bounded regions

# topic.topics[].topics[].topics[].topics[].topics[].label
Controlling the PD_VMR<i> minimum power states

# topic.topics[].topics[].topics[].topics[].label
Wake from HIBERNATION0 using the PWRSYSWAKE Q-Channel Device Interface

# topic.topics[].topics[].topics[].label
Secure Access Configuration Register Block

# topic.topics[].topics[].topics[].label
Non-secure Access Configuration Register Block

# topic.topics[].topics[].label
Main and Peripheral interconnect element configuration options

# topic.topics[].topics[].label
Power, Clock and Reset Control Configuration Options

# metadata.contentDescription
This is the Technical Reference Manual for the Arm SSE-310 Example Subsystem, built on the Cortex-M85 processor.