# title
Arm Musca-S1 Test Chip and Board Technical Reference Manual Version 0.0

# topic.label
Arm Musca-S1 Test Chip and Board Technical Reference Manual

# topic.topics[].topics[].label
The Musca-S1 development board at a glance

# topic.topics[].topics[].label
Software, firmware, board, and tools setup

# topic.topics[].topics[].label
CryptoCell-312 and One Time Programmable security system

# topic.topics[].topics[].topics[].label
Code (AHB expansion) and SRAM regions memory map

# topic.topics[].topics[].topics[].label
Peripheral (expansion) region memory map

# topic.topics[].topics[].topics[].label
Non-secure Expansion 1 region memory map

# topic.topics[].topics[].topics[].label
Ensuring the cache handles memory modifications

# topic.topics[].topics[].topics[].label
AHB5 TrustZone Memory Protection Controllers

# topic.topics[].topics[].label
CryptoCell-312 and One-Time Programmable (OTP) secure memory locations

# topic.topics[].topics[].label
S1 Secure and Non-secure privilege registers hardware bug

# metadata.contentDescription
This book describes the Arm Musca-S1 test chip and board.