# title
Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual r1p1

# topic.label
Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual

# topic.topics[].label
ACG, SDB, and SUB functional description

# topic.topics[].topics[].label
External gating of the AXI interface (upstream)

# topic.topics[].topics[].label
External gating of the AXI interface (downstream)

# topic.topics[].topics[].label
AMBA bus properties for bridge components

# topic.topics[].topics[].topics[].label
Block index maximum value register, BLK_MAX

# topic.topics[].topics[].topics[].label
Block LUT configuration status register, BLK_CFG

# topic.topics[].topics[].topics[].label
Interrupt signal enable register, IRQ_EN

# topic.topics[].topics[].topics[].label
Interrupt information register 1, IRQ_INFO1

# topic.topics[].topics[].topics[].label
Interrupt information register 2, IRQ_INFO2

# topic.topics[].topics[].label
Gating AXI transactions during register updates

# metadata.contentDescription
This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.