# title
Arm DynamIQ Shared Unit-110 Technical Reference Manual

# topic.label
Arm® DynamIQ™ Shared Unit-110 Technical Reference Manual

# topic.topics[].topics[].label
DynamIQ Shared Unit-110 configuration parameters

# topic.topics[].topics[].label
Core, complex, and processing element numbering

# topic.topics[].topics[].topics[].label
Emulated memory retention mode (MEM_RET_EMU)

# topic.topics[].topics[].topics[].topics[].label
Setting automatic L3 cache power portion control

# topic.topics[].topics[].topics[].topics[].label
L3 RAM power control using PPU static transactions

# topic.topics[].topics[].topics[].topics[].label
Calculating values for threshold registers

# topic.topics[].topics[].label
Power states for the cluster RAM instances

# topic.topics[].topics[].topics[].label
Rules governing cluster PPU mode transitions

# topic.topics[].topics[].topics[].label
Power mode transition dependencies for a dual-core  complex

# topic.topics[].label
Power and reset control with Power Policy Units

# topic.topics[].topics[].topics[].label
Encodings for cluster power and operating modes

# topic.topics[].topics[].label
Programming sequences for the cluster and the core

# topic.topics[].topics[].topics[].label
Programming sequence to bring the cluster and cores from Off to On mode

# topic.topics[].topics[].topics[].label
Programming sequence to bring the cluster and cores from On to Off mode

# topic.topics[].topics[].topics[].label
Programming sequence for an interrupt controller to control transitions between On and Off mode

# topic.topics[].topics[].label
Explicit reset of cluster and cores and debug recovery

# topic.topics[].topics[].label
Power mode dependencies between the core and the cluster

# topic.topics[].topics[].label
Core Full retention mode and static mode restrictions

# topic.topics[].topics[].topics[].label
Control the receiving of DVM snoop transactions

# topic.topics[].topics[].label
AXI 64-bit peripheral port interface properties

# topic.topics[].topics[].label
AXI 256-bit peripheral port interface properties

# topic.topics[].topics[].label
AXI 256-bit peripheral port transactions

# topic.topics[].topics[].label
CHI peripheral port interface properties

# topic.topics[].topics[].label
Read and write capabilities and transaction ID encoding

# topic.topics[].topics[].label
AXI peripheral port privilege information

# topic.topics[].topics[].topics[].label
Error reporting and performance monitoring

# topic.topics[].topics[].topics[].label
Core access to system component registers

# topic.topics[].topics[].label
AArch64 generic system control registers

# topic.topics[].topics[].label
Trace output from cores and DynamIQ cluster

# topic.topics[].topics[].label
ROM table power request registers for cluster and cores

# topic.topics[].topics[].label
AArch64 generic system control register summary

# topic.topics[].topics[].topics[].label
IMP_CLUSTERREVIDR_EL1, Cluster ECO ID Register

# topic.topics[].topics[].topics[].label
IMP_CLUSTERBUSQOS_EL1, Cluster Bus QoS Control Register

# topic.topics[].topics[].topics[].label
IMP_CLUSTERL3HIT_EL1, Cluster L3 Hit Counter Register

# topic.topics[].topics[].topics[].label
IMP_CLUSTERL3MISS_EL1, Cluster L3 Miss Counter Register

# topic.topics[].topics[].topics[].label
IMP_CLUSTERPPSTART_EL1, Cluster peripheral port Start Address Register

# topic.topics[].topics[].topics[].label
IMP_CLUSTERPPEND_EL1, Cluster peripheral port End Address Register

# topic.topics[].topics[].label
AArch64 Performance Monitors register summary

# topic.topics[].topics[].topics[].label
IMP_CLUSTERPMOVSSET_EL1, Performance Monitors Overflow Flag Status Set Register

# topic.topics[].topics[].topics[].label
IMP_CLUSTERPMOVSCLR_EL1, Performance Monitors Overflow Flag Status Clear Register

# topic.topics[].topics[].topics[].label
IMP_CLUSTERPMCEID0_EL1, Performance Monitors Common Event Identification Register 0

# topic.topics[].topics[].topics[].label
IMP_CLUSTERPMCEID1_EL1, Performance Monitors Common Event Identification Register 1

# topic.topics[].topics[].topics[].label
ERXFR_EL1, Selected Error Record Feature Register

# topic.topics[].topics[].topics[].label
ERXCTLR_EL1, Selected Error Record Control Register

# topic.topics[].topics[].topics[].label
ERXSTATUS_EL1, Selected Error Record Primary Status Register

# topic.topics[].topics[].topics[].label
ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0

# topic.topics[].topics[].topics[].label
ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1

# topic.topics[].topics[].topics[].label
ERXMISC2_EL1, Selected Error Record Miscellaneous Register 2

# topic.topics[].topics[].topics[].label
ERXMISC3_EL1, Selected Error Record Miscellaneous Register 3

# topic.topics[].topics[].topics[].topics[].label
CLUSTERIDR, Cluster Main Revision Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPWRCTLR, Cluster Power Control Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERL3HIT, Cluster L3 Hit Counter Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERL3MISS, Cluster L3 Miss Counter Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERL3DNTH0, Cluster L3 Downsize Threshold0 Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERL3DNTH1, Cluster L3 Downsize Threshold1 Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERL3UPTH0, Cluster L3 Upsize Threshold0 Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERL3UPTH1, Cluster L3 Upsize Threshold1 Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERBUSQOS, Cluster Bus QoS Control Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERACTLR, Cluster Auxiliary Control Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERECTLR, Cluster Extended Control Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERCFR2, Cluster Configuration Register 2

# topic.topics[].topics[].topics[].topics[].label
MPAMF_IDR, MPAM Features Identification Register

# topic.topics[].topics[].topics[].topics[].label
MPAMF_SIDR, MPAM Features Secure Identification Register

# topic.topics[].topics[].topics[].topics[].label
MPAMF_CPOR_IDR, MPAM Features Cache Portion Partitioning ID register

# topic.topics[].topics[].topics[].topics[].label
MPAMCFG_CPBM_s, MPAM Cache Portion Bitmap Partition Configuration Register for Secure PARTIDs

# topic.topics[].topics[].topics[].topics[].label
MPAMCFG_CPBM_ns, MPAM Cache Portion Bitmap Partition Configuration Register for Non-secure PARTIDs

# topic.topics[].topics[].topics[].topics[].label
CLUSTERRAS_ERR0FR, Error Record Feature Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERRAS_ERR0STATUS, Error Record Primary Status Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERRAS_ERR0MISC0, Error Record Miscellaneous Register 0

# topic.topics[].topics[].topics[].topics[].label
CLUSTERRAS_ERR0MISC1, Error Record Miscellaneous Register 1

# topic.topics[].topics[].topics[].topics[].label
CLUSTERRAS_ERR0MISC2, Error Record Miscellaneous Register 2

# topic.topics[].topics[].topics[].topics[].label
CLUSTERRAS_ERR0MISC3, Error Record Miscellaneous Register 3

# topic.topics[].topics[].topics[].topics[].label
CLUSTERRAS_ERRGSR, Error Group Status Register

# topic.topics[].topics[].topics[].topics[].label
PPU_PMER, Power Mode Emulation Enable Register

# topic.topics[].topics[].topics[].topics[].label
PPU_DISR, Device Interface Input Current Status Register

# topic.topics[].topics[].topics[].topics[].label
PPU_MISR, Miscellaneous Input Current Status Register

# topic.topics[].topics[].topics[].topics[].label
PPU_PTCR, Power Mode Transition Register

# topic.topics[].topics[].topics[].topics[].label
PPU_AIMR, Additional Interrupt Mask Register

# topic.topics[].topics[].topics[].topics[].label
PPU_AISR, Additional Interrupt Status Register

# topic.topics[].topics[].topics[].topics[].label
PPU_IESR, Input Edge Sensitivity Register

# topic.topics[].topics[].topics[].topics[].label
PPU_OPSR, Operating Mode Active Edge Sensitivity Register

# topic.topics[].topics[].topics[].topics[].label
PPU_FUNRR, Functional Retention RAM Configuration Register

# topic.topics[].topics[].topics[].topics[].label
PPU_FULRR, Full Retention RAM Configuration Register

# topic.topics[].topics[].topics[].topics[].label
PPU_MEMRR, Memory Retention RAM Configuration Register

# topic.topics[].topics[].topics[].topics[].label
PPU_DCDR0, Device Control Delay Configuration Register 0

# topic.topics[].topics[].topics[].topics[].label
PPU_DCDR1, Device Control Delay Configuration Register 1

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR4, PPU Peripheral Identification Register 4

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR5, PPU Peripheral Identification Register 5

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR6, PPU Peripheral Identification Register 6

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR7, PPU Peripheral Identification Register 7

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR0, PPU Peripheral Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR1, PPU Peripheral Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR2, PPU Peripheral Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR3, PPU Peripheral Identification Register 3

# topic.topics[].topics[].topics[].topics[].label
PPU_CIDR0, PPU Component Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
PPU_CIDR1, PPU Component Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
PPU_CIDR2, PPU Component Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
PPU_CIDR3, PPU Component Identification Register 3

# topic.topics[].topics[].topics[].topics[].label
PPU_PMER, Power Mode Emulation Enable Register

# topic.topics[].topics[].topics[].topics[].label
PPU_DISR, Device Interface Input Current Status Register

# topic.topics[].topics[].topics[].topics[].label
PPU_MISR, Miscellaneous Input Current Status Register

# topic.topics[].topics[].topics[].topics[].label
PPU_PTCR, Power Mode Transition Register

# topic.topics[].topics[].topics[].topics[].label
PPU_AIMR, Additional Interrupt Mask Register

# topic.topics[].topics[].topics[].topics[].label
PPU_AISR, Additional Interrupt Status Register

# topic.topics[].topics[].topics[].topics[].label
PPU_IESR, Input Edge Sensitivity Register

# topic.topics[].topics[].topics[].topics[].label
PPU_OPSR, Operating Mode Active Edge Sensitivity Register

# topic.topics[].topics[].topics[].topics[].label
PPU_FUNRR, Functional Retention RAM Configuration Register

# topic.topics[].topics[].topics[].topics[].label
PPU_FULRR, Full Retention RAM Configuration Register

# topic.topics[].topics[].topics[].topics[].label
PPU_MEMRR, Memory Retention RAM Configuration Register

# topic.topics[].topics[].topics[].topics[].label
PPU_DCDR0, Device Control Delay Configuration Register 0

# topic.topics[].topics[].topics[].topics[].label
PPU_DCDR1, Device Control Delay Configuration Register 1

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR4, PPU Peripheral Identification Register 4

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR5, PPU Peripheral Identification Register 5

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR6, PPU Peripheral Identification Register 6

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR7, PPU Peripheral Identification Register 7

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR0, PPU Peripheral Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR1, PPU Peripheral Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR2, PPU Peripheral Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
PPU_PIDR3, PPU Peripheral Identification Register 3

# topic.topics[].topics[].topics[].topics[].label
PPU_CIDR0, PPU Component Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
PPU_CIDR1, PPU Component Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
PPU_CIDR2, PPU Component Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
PPU_CIDR3, PPU Component Identification Register 3

# topic.topics[].topics[].label
Registers accessed over the Debug APB bus

# topic.topics[].topics[].topics[].topics[].label
CTIINTACK, CTI Output Trigger Acknowledge register

# topic.topics[].topics[].topics[].topics[].label
CTIAPPSET, CTI Application Trigger Set register

# topic.topics[].topics[].topics[].topics[].label
CTIAPPCLEAR, CTI Application Trigger Clear register

# topic.topics[].topics[].topics[].topics[].label
CTIAPPPULSE, CTI Application Pulse register

# topic.topics[].topics[].topics[].topics[].label
CTIINEN0, CTI Input Trigger to Output Channel Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIINEN1, CTI Input Trigger to Output Channel Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIINEN2, CTI Input Trigger to Output Channel Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIINEN3, CTI Input Trigger to Output Channel Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIINEN4, CTI Input Trigger to Output Channel Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIINEN5, CTI Input Trigger to Output Channel Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIINEN6, CTI Input Trigger to Output Channel Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIINEN7, CTI Input Trigger to Output Channel Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIINEN8, CTI Input Trigger to Output Channel Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIINEN9, CTI Input Trigger to Output Channel Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIOUTEN0, CTI Input Channel to Output Trigger Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIOUTEN1, CTI Input Channel to Output Trigger Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIOUTEN2, CTI Input Channel to Output Trigger Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIOUTEN3, CTI Input Channel to Output Trigger Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIOUTEN4, CTI Input Channel to Output Trigger Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIOUTEN5, CTI Input Channel to Output Trigger Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIOUTEN6, CTI Input Channel to Output Trigger Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIOUTEN7, CTI Input Channel to Output Trigger Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIOUTEN8, CTI Input Channel to Output Trigger Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTIOUTEN9, CTI Input Channel to Output Trigger Enable registers

# topic.topics[].topics[].topics[].topics[].label
CTITRIGINSTATUS, CTI Trigger In Status register

# topic.topics[].topics[].topics[].topics[].label
CTITRIGOUTSTATUS, CTI Trigger Out Status register

# topic.topics[].topics[].topics[].topics[].label
CTICHINSTATUS, CTI Channel In Status register

# topic.topics[].topics[].topics[].topics[].label
CTICHOUTSTATUS, CTI Channel Out Status register

# topic.topics[].topics[].topics[].topics[].label
CTIGATE, CTI Channel Gate Enable register

# topic.topics[].topics[].topics[].topics[].label
CTICLAIMCLR, CTI Claim Tag Clear register

# topic.topics[].topics[].topics[].topics[].label
CTIDEVAFF0, CTI Device Affinity register 0

# topic.topics[].topics[].topics[].topics[].label
CTIDEVAFF1, CTI Device Affinity register 1

# topic.topics[].topics[].topics[].topics[].label
CTIDEVARCH, CTI Device Architecture register

# topic.topics[].topics[].topics[].topics[].label
CTIPIDR4, CTI Peripheral Identification Register 4

# topic.topics[].topics[].topics[].topics[].label
CTIPIDR0, CTI Peripheral Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
CTIPIDR1, CTI Peripheral Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
CTIPIDR2, CTI Peripheral Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
CTIPIDR3, CTI Peripheral Identification Register 3

# topic.topics[].topics[].topics[].topics[].label
CTICIDR0, CTI Component Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
CTICIDR1, CTI Component Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
CTICIDR2, CTI Component Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
CTICIDR3, CTI Component Identification Register 3

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY0, Cluster ROM table entry 0

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY1, Cluster ROM table entry 1

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY2, Cluster ROM table entry 2

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY3, Cluster ROM table entry 3

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY4, Cluster ROM table entry 4

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY5, Cluster ROM table entry 5

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY6, Cluster ROM table entry 6

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY7, Cluster ROM table entry 7

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY8, Cluster ROM table entry 8

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY9, Cluster ROM table entry 9

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY10, Cluster ROM table entry 10

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY11, Cluster ROM table entry 11

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY12, Cluster ROM table entry 12

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_ROMENTRY13, Cluster ROM table entry 13

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR0, Cluster ROM table Debug Power Control Register 0

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR1, Cluster ROM table Debug Power Control Register 1

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR2, Cluster ROM table Debug Power Control Register 2

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR3, Cluster ROM table Debug Power Control Register 3

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR4, Cluster ROM table Debug Power Control Register 4

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR5, Cluster ROM table Debug Power Control Register 5

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR6, Cluster ROM table Debug Power Control Register 6

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR7, Cluster ROM table Debug Power Control Register 7

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR8, Cluster ROM table Debug Power Control Register 8

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR9, Cluster ROM table Debug Power Control Register 9

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR10, Cluster ROM table Debug Power Control Register 10

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPCR11, Cluster ROM table Debug Power Control Register 11

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR0, Cluster ROM table Debug Power Status Register 0

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR1, Cluster ROM table Debug Power Status Register 1

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR2, Cluster ROM table Debug Power Status Register 2

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR3, Cluster ROM table Debug Power Status Register 3

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR4, Cluster ROM table Debug Power Status Register 4

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR5, Cluster ROM table Debug Power Status Register 5

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR6, Cluster ROM table Debug Power Status Register 6

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR7, Cluster ROM table Debug Power Status Register 7

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR8, Cluster ROM table Debug Power Status Register 8

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR9, Cluster ROM table Debug Power Status Register 9

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR10, Cluster ROM table Debug Power Status Register 10

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DBGPSR11, Cluster ROM table Debug Power Status Register 11

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_PRIDR0, Cluster ROM table Power Request ID Register 0

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_AUTHSTATUS, Cluster ROM table Authentication Status Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DEVARCH, Cluster ROM table Device Architecture Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DEVID, Cluster ROM table Device Configuration Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_DEVTYPE, Cluster ROM table Device Type Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_PIDR4, Cluster ROM table Peripheral Identification Register 4

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_PIDR0, Cluster ROM table Peripheral Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_PIDR1, Cluster ROM table Peripheral Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_PIDR2, Cluster ROM table Peripheral Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_PIDR3, Cluster ROM table Peripheral Identification Register 3

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_CIDR0, Cluster ROM table Component Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_CIDR1, Cluster ROM table Component Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_CIDR2, Cluster ROM table Component Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
CLUSTERROM_CIDR3, Cluster ROM table Component Identification Register 3

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY0, DebugBlock ROM table Entry 0

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY1, DebugBlock ROM table Entry 1

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY2, DebugBlock ROM table Entry 2

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY3, DebugBlock ROM table Entry 3

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY4, DebugBlock ROM table Entry 4

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY5, DebugBlock ROM table Entry 5

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY6, DebugBlock ROM table Entry 6

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY7, DebugBlock ROM table Entry 7

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY8, DebugBlock ROM table Entry 8

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY9, DebugBlock ROM table Entry 9

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY10, DebugBlock ROM table Entry 10

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY11, DebugBlock ROM table Entry 11

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY12, DebugBlock ROM table Entry 12

# topic.topics[].topics[].topics[].topics[].label
DBROM_ROMENTRY13, DebugBlock ROM table Entry 13

# topic.topics[].topics[].topics[].topics[].label
DBROM_DBGPCR0, DebugBlock ROM table Debug Power Control Register 0

# topic.topics[].topics[].topics[].topics[].label
DBROM_DBGPSR0, DebugBlock ROM table Debug Power Status Register 0

# topic.topics[].topics[].topics[].topics[].label
DBROM_PRIDR0, DebugBlock ROM table Power Request ID Register 0

# topic.topics[].topics[].topics[].topics[].label
DBROM_AUTHSTATUS, DebugBlock ROM table Authentication Status Register

# topic.topics[].topics[].topics[].topics[].label
DBROM_DEVARCH, DebugBlock ROM table Device Architecture Register

# topic.topics[].topics[].topics[].topics[].label
DBROM_DEVID, DebugBlock ROM table Device Configuration Register

# topic.topics[].topics[].topics[].topics[].label
DBROM_DEVTYPE, DebugBlock ROM table Device Type Register

# topic.topics[].topics[].topics[].topics[].label
DBROM_PIDR4, DebugBlock ROM table Peripheral Identification Register 4

# topic.topics[].topics[].topics[].topics[].label
DBROM_PIDR0, DebugBlock ROM table Peripheral Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
DBROM_PIDR1, DebugBlock ROM table Peripheral Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
DBROM_PIDR2, DebugBlock ROM table Peripheral Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
DBROM_PIDR3, DebugBlock ROM table Peripheral Identification Register 3

# topic.topics[].topics[].topics[].topics[].label
DBROM_CIDR0, DebugBlock ROM table Component Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
DBROM_CIDR1, DebugBlock ROM table Component Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
DBROM_CIDR2, DebugBlock ROM table Component Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
DBROM_CIDR3, DebugBlock ROM table Component Identification Register 3

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTR0, Cluster Performance Monitors Event Count Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTR1, Cluster Performance Monitors Event Count Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTR2, Cluster Performance Monitors Event Count Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTR3, Cluster Performance Monitors Event Count Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTR4, Cluster Performance Monitors Event Count Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTR5, Cluster Performance Monitors Event Count Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVTYPER0, Cluster Performance Monitors Event Type Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVTYPER1, Cluster Performance Monitors Event Type Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVTYPER2, Cluster Performance Monitors Event Type Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVTYPER3, Cluster Performance Monitors Event Type Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVTYPER4, Cluster Performance Monitors Event Type Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVTYPER5, Cluster Performance Monitors Event Type Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCCFILTR, Cluster Performance Monitors Cycle Counter Filter Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMSSSR, Cluster Performance Monitors Snapshot Status register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMOVSSR, Cluster Performance Monitors Overflow Status Snapshot register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCCNTSR, Cluster Performance Monitors Cycle Counter Snapshot Register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTSR0, Cluster Performance Monitors Event Count Snapshot Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTSR1, Cluster Performance Monitors Event Count Snapshot Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTSR2, Cluster Performance Monitors Event Count Snapshot Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTSR3, Cluster Performance Monitors Event Count Snapshot Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTSR4, Cluster Performance Monitors Event Count Snapshot Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMEVCNTSR5, Cluster Performance Monitors Event Count Snapshot Registers

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMSSRR, Cluster Performance Monitors Snapshot Reset register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCNTENSET, Cluster Performance Monitors Count Enable Set register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCNTENCLR, Cluster Performance Monitors Count Enable Clear register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMINTENSET, Cluster Performance Monitors Interrupt Enable Set register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMINTENCLR, Cluster Performance Monitors Interrupt Enable Clear register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMOVSCLR, Cluster Performance Monitors Overflow Flag Status Clear register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMOVSSET, Cluster Performance Monitors Overflow Flag Status Set register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCEID0, Cluster Performance Monitors Common Event Identification register 0

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCEID1, Cluster Performance Monitors Common Event Identification register 1

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCEID2, Cluster Performance Monitors Common Event Identification register 2

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCEID3, Cluster Performance Monitors Common Event Identification register 3

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCLAIMSET, Cluster Performance Monitors Claim Set register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCLAIMCLR, Cluster Performance Monitors Claim Clear register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMDEVAFF0, Cluster Performance Monitors Device Affinity register 0

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMDEVAFF1, Cluster Performance Monitors Device Affinity register 1

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMDEVID, Cluster Performance Monitors Device ID register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMDEVTYPE, Cluster Performance Monitors Device Type register

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCIDR0, Cluster Performance Monitors Component Identification Register 0

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCIDR1, Cluster Performance Monitors Component Identification Register 1

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCIDR2, Cluster Performance Monitors Component Identification Register 2

# topic.topics[].topics[].topics[].topics[].label
CLUSTERPMU_PMCIDR3, Cluster Performance Monitors Component Identification Register 3

# metadata.contentDescription
This manual is for the DynamIQ Shared Unit-110. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110.