# title
Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual

# topic.label
Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Technical Reference Manual

# topic.topics[].topics[].topics[].label
Redistributor GIC Stream Protocol interface

# topic.topics[].topics[].label
Physical interrupt signals (PPIs and SPIs)

# topic.topics[].topics[].topics[].label
Error recovery and fault handling interrupts

# topic.topics[].topics[].topics[].topics[].label
ITS command and translation error records 13 and beyond

# topic.topics[].topics[].topics[].label
GICD_TYPER, Interrupt Controller Type Register

# topic.topics[].topics[].topics[].label
GICD_SAC, Secure Access Control register

# topic.topics[].topics[].topics[].label
GICD_ICERRRn, Interrupt Clear Error Registers

# topic.topics[].topics[].label
Distributor registers (GICM) for message-based SPIs summary

# topic.topics[].topics[].label
Redistributor registers for control and physical LPIs summary

# topic.topics[].topics[].topics[].label
GICR_WAKER, Power Management Control Register

# topic.topics[].topics[].label
Redistributor registers for SGIs and PPIs summary

# topic.topics[].topics[].topics[].label
GICR_IERRVR, Interrupt Error Valid Register

# topic.topics[].topics[].topics[].label
GICT_ERR<n>FR, Error Record Feature Register

# topic.topics[].topics[].topics[].label
GICT_ERR<n>CTLR, Error Record Control Register

# topic.topics[].topics[].topics[].label
GICT_ERR<n>STATUS, Error Record Primary Status Register

# topic.topics[].topics[].topics[].label
GICT_ERR<n>ADDR, Error Record Address Register

# topic.topics[].topics[].topics[].label
GICT_ERR<n>MISC0, Error Record Miscellaneous Register 0

# topic.topics[].topics[].topics[].label
GICT_ERR<n>MISC1, Error Record Miscellaneous Register 1

# topic.topics[].topics[].topics[].label
GICT_ERRGSR, Error Group Status Register

# topic.topics[].topics[].topics[].label
GICP_CNTENSET0, Counter Enable Set Register 0

# topic.topics[].topics[].topics[].label
GICP_CNTENCLR0, Counter Enable Clear Register 0

# topic.topics[].topics[].topics[].label
GICP_INTENSET0, Interrupt Contribution Enable Set Register 0

# topic.topics[].topics[].topics[].label
GICP_INTENCLR0, Interrupt Contribution Enable Clear Register 0

# topic.topics[].topics[].topics[].label
GICP_OVSCLR0, Overflow Status Clear Register 0

# topic.topics[].topics[].topics[].label
GICP_OVSSET0, Overflow Status Set Register 0

# topic.topics[].topics[].topics[].label
GICP_CAPR, Counter Shadow Value Capture Register

# topic.topics[].topics[].topics[].label
FMU_ERR<n>FR, Error Record Feature Register

# topic.topics[].topics[].topics[].label
FMU_ERR<n>CTLR, Error Record Control Register

# topic.topics[].topics[].topics[].label
FMU_ERR<n>STATUS, Error Record Primary Status register

# topic.topics[].topics[].topics[].label
FMU_SMEN, Safety Mechanism Enable register

# topic.topics[].topics[].topics[].label
FMU_SMINJERR, Safety Mechanism Inject Error register

# topic.topics[].topics[].topics[].topics[].label
Enabling or disabling a Safety Mechanism

# topic.topics[].topics[].topics[].topics[].label
Injecting an error in a Safety Mechanism

# topic.topics[].topics[].topics[].topics[].label
SBEs treated as fatal errors or corrected errors

# topic.topics[].topics[].topics[].topics[].label
Configuring and integrating with a non-GIC interconnect

# topic.topics[].topics[].topics[].topics[].label
Operating an unprotected AXI4-Stream interface

# topic.topics[].topics[].topics[].label
Disabling P-Channel and Q-Channel Safety Mechanisms

# topic.topics[].topics[].label
PPI and SPI interrupt interface protection

# metadata.contentDescription
This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .