# title
Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual r2p0

# topic.label
Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual

# topic.topics[].topics[].topics[].label
About IoT System on Chip implementations

# topic.topics[].topics[].topics[].label
APB TrustZone peripheral protection controller

# topic.topics[].topics[].topics[].label
Wake From Hibernation using PD_SYS power control Q-Channel interface

# topic.topics[].topics[].topics[].label
Ensuring the cache handles memory modifications

# topic.topics[].topics[].topics[].label
AHB5 TrustZone Memory Protection Controller

# topic.topics[].topics[].topics[].label
Expansion power control dependency signals

# topic.topics[].topics[].topics[].label
APB peripheral protection controller interface

# topic.topics[].topics[].topics[].label
AHB peripheral protection controller interface

# metadata.contentDescription
This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.